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Abstract 
This thesis pn~~ents a cost-effective cont rol strategy for fixed-switching frequency 
variable duty-cycle control of static voltage-source inverters witit output fil ter for 
uninterruptible power supplies (UPS) and. ut ility interactive systems (UIS). The pro-
posed control scheme is based on sensing the current in the capacitor of the load filter 
and using it in an inner feedback loop. An outer capacitor voltage ieedback loop is 
also incorporated to ensure well-regulated sinusoidal load voltage in UPS applications, 
and indirect regulation of the utility line current in UIS applications. 
The performance of the proposed control scheme is examined for voltage-source 
inverters with output filter. A general model of the power circuit which includes the 
inverter and a second-order load fi lter, and the load is established for each application. 
These models are discontinuous because of the switching nature of the power inverter, 
but they are employed to obtain computer simulation results of various waveforms in 
the inverter system. 
In order to examine the steady-state and dynamic behaviour of each system, ana-
lytical models are derived from the general model. Employing Fourier series analysis, 
a time-continuous model is derived from the system discont inuous model. For the 
three-phase systems, time-invariant models are obtained by transforming the time-
continuous models to the rotating frame of reference using the forward-backward 
transformation for UPS and 0-q-d transformation for the UIS. Perturbation and small-
signal approximations are applied to the time-invariant models to obtain steady-state 
and linearized small-signal models which are used to examine the steady-state and 
dynamic performance of the systems. 
Using the root-locus analysis technique and pole-zero maps, the incremental dy-
namics of the power circuit state variables are investigated. In particular, the transfer 
functions of the incremental dynamics of the power circuit state variables due to iu-
cremental changes in the control signal are examined. The results of the investigation 
are used to select appropriate feedback variables in the control circuit such that a 
stable and successful operation of the feedback control scheme is achieved. 
It is shown that choosing either the inverter output or capacitor current as the 
feedback •1ariable in the system produces stable pperation. Selection of the inverter 
output current as the feedback variable is overruled due to possible harmonic insta-
bility in the load circuit or the need for an extra load current sensor. Consequently, 
the capacitor current is chosen as the feedback variable. To ensure sinusoidal load 
voltage which faithfully tracks its reference signal, an outer feedback voltage loop 
is incorporated. The resultant control strategy applicable to the UPS and UIS is a 
current-regulated voltage-controlled scheme involving an inner feedback loop with the 
capacitor current and an outer loop with the capacitor voltage. 
Selection of the controllers of the feedback loops is carried out using Bode diagram 
and time-domain error analysis. !t is shown that proportional controllers in the feed-
forward path of both the inner and outer feedback loops are sufficient to produce a 
system with excellent dynamic performance, and well-regulated and nearly perfect 
sinusoidal load voltage or utility line current. As a result, the proposed control 
scheme is simple to implement. Experimental verification of the proposed scheme for 
single-phase and three-phase UPS, and single-phase UIS is presented in the thesis to 
demonstrate the feasibility of the proposed control strategy, and the validity of the 
analytical models. 
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Chapter 1 
INTRODUCTION 
Optimum performance obtained by Pulse-Width Modulation (PWM) techniques ha~ 
revolutionized the field of static DC to AC conversion. Implementation of these tech-
niques has been facilitated by the advent of high-power transistors s•1ch as Insulated 
Gate Bipolar Transistors (IGBT) and power Metal Oxide Field Effect Transistors 
(MOSFET}. These devices offer outstanding characteristics of high-power handling 
capabilities and very fast switching frequency. 
This chapter presents a review of different circuit topologies and various cont rol 
strategies employed in two widely used DC to AC conversion applications; namely 
the Uninterruptible Power Supplies (UPS ) and th~ Uti lity Interactive Systems (U IS) . 
The review will highlight the main advantages and disadvantages of each scheme. 
Finally, the thesis objectives and outline are presented. 
1.1 The Uninterruptible Power Supply 
Critical loads, such as medical instrumentation , process controllers, monitoring cir-
cuits and dati). processing systems (e.g. computers, communication systems, pro-
tection systems, financial transaction handlers, etc .. ), require cont inuity cf energy 
power supply, high-quality load voltage, and high rate of availability and reliability. 
These requi rements dictate that a disturbance-free source of supply, other than from 
the local electric utility, is mandatory. This demand has b~n met recen tly by the 
Uninterruptible Power Supply (UPS). 
In general, the UPS provides continuous energy power supply, and the total loss 
of power of the utility and the UPS system is usually kept within one complete cycle 
based oa the utility frequency. Typically, the requirement of the high-quality load 
voltage for UPS systems is achieved by ·employing various control schemes which 
provide a load voltage with low distortion. 
1.1.1 UPS System Specifications 
The solid-state converter offers many features that makes it attractive for UPS ap-
plications. It is compact, reliable, and, depending on the control scheme employed, it 
generates very low or no audib le noise. Thus, it becomes ideally suited for medical, 
communication and computer environments. 
The performance characteristics that distinguish solid-state UPS systems from 
other static AC power supplies used in , for example, variable speed AC drives, are 
the "clean» and well-regulated AC output power . . To achieve these performance char-
acteristics, the UPS system should meet the following specifications [1, 2] : 
I. T he amplitude of the load voltage should be kept constant irrespective of the 
\ 
variations in the DC supply voltage level (typically specified as ±10% variation), 
or changes in the magnitude or power factor of the load. Fluctuation of the 
critical load voltage could result in permanent damage to the critical load. 
2. The load voltage should be of high quality. The total harmonic distortion 
(THD) of the load voltage should be less than 5 %. The concept of high-quality 
load voltage expresses the relative harmonic content in the load vo\L\gt.' ami a 
stable output voltage independent of the poUution on the utility nP.twork. 
3. The frequency of the load voltage should be kept constant. This condil im1 is 
essent ial for critical loads with an A C-DC adaptor. The load adaptor is usually 
provided with a DC filter whos~ components are optimally chosen to minimize 
its size for nominal supply frequency and amplitude. When t he supply frequency 
deviates from its nominal val:!~, t-he load filter components become ineffective 
in producing a well-regulated and "clean'~ DC output voltage. 
4. The system should provide continuous energy supply. Typically, the maximum 
permissible duration of total loss of load voltage for computer applications is 
16 milli seconds, after which loss of memory of data takes place. The sysLf!m 
batteries should have sufficient ampere-hour rating to maintain the UPS output 
for a specified time (usually 30 min.) to allow for data saving and proper shut-
down procedures of the computer system. 
5. The UPS system should have fast transient response. Systems with sluggish 
response to either load changes or supply variations could lead to malfunction 
of the critical load. In some UPS systems (e.g. the stand-by UPS), the system 
response to the local utility disturbances should be fas t with small transfer time. 
The above specifications have been met in the solid-state UPS system through im-
provements in system topology and control strategies. 
1.1.2 UPS System Configurations 
Since its introduction in 1965, the solid-state UPS system has undergone several 
topological evolut ions. In broad terms, UPS systems may be classified as on-line and 
~t1-nd-by systems. In on- line systems, the load is constantly supplied by the utility 
through the UPS system. Thus, on-l ine systems provide "clean" and well-regulated 
AC power to the critical load and protect the load from utility disturbances such as 
transients or brown outs. On the other hand, in stand-by systems, the load is supplied 
by the raw AC line while the UPS inverter may be in an idle or OFF condition. When 
t he loss of the utility line voltage is detected, the inverter is brought on-line via a 
transfer switch. The stand-by system is a redunda.nt system, and hence, provides 
higher reliability and efficiency. However, it requires a finite transfer time for the 
stand-by equipment to be brought on-line to supply the critical load with regulated 
power. A methodology for rating the output response quality of a backup power 
supply based upon the units ab ility to maintain acceptable output voltage before, 
t.luri ng , and after the transfer to battery power has been reported in [3]. 
Both the on-line and the staod-by UPS systems may employ the same type of 
converter-inverter configuration. Consequently, they are further classified according 
to the power conversion stage. P resently, uninterruptible power supplies can be cat-
egorized into four main configurations as follows: 
• voltage-fed UPS, 
• current-fed UPS, 
o high-frequency link UPS, and 
• DC resona.nt link UPS. 
The Voltage-Fed UPS Configuration 
The voltage-fed UPS system is the most widely used UPS system configuration [4]- [8]. 
Figure 1.1 shows the block diagram of the on-line voltage-fed, or the conventional, 
UPS system. It consists of an input stage (usually controlled bridge rectifier), a low-
pass input filter, a battery bank, a switching inverter, a low-pass output filter, an 
isolation transformer, and a static bypass switch. 
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Figure 1.1: Block diagram ofthe voltage-fed UPS system 
The function of the input stage is to convert the AC supply voltage into DC 
voltage at different levels. ·The level of the DC voltage of the input stage is regulated 
using conventional control schemes such as phase angle control [9]. Alternatively, 
regulation of the DC bus can be achieved using more sophisticated schemes such as 
the switched mode rectifier (10], or the high-frequency link DC to DC converter [11]-
[14]. The DC voltage at the output of the input filter charges a bank of batteries as 
well as provides the voltage source for the switching inverter. The battery bank is kept 
floating, and in case of an AC line power fai lure, the battery bank supplies the load 
through the switching inverter. When the utility line recovers, the controlled bridge 
rectifier recharges the batteries and supplies the load through the switching inverter. 
The switching inverter converts the DC voltage into AC using a conventional pulse-
width modulation scheme (PWM). The output filter provides further attenuation of 
the output harmonics so as to provide a load voltage with low harmonic content. 
fn the event of failure in the converter-inverter system, the load is supplied directly 
from the utility line through the stat ic bypass switch. This emergency situation is 
not recommended for long duration of load operation. 
As discussed above, in the normal operation of the voltage-fed UPS, the criti-
cal load is continuously supplieJ with the electrical energy from the ut ility via the 
converter-inverter system. This feature has the advantage of protecting the load from 
momentary disturbances, such as voltage and frequency fluctuation, brown outs, tran-
sients, etc .. , on the utility network. [n other words, this system provides an uninter-
ruptible and disturbance-free supply to the critical load. 
One of the drawbacks of the voltage-fed UPS system is that the system output 
voltage is prone to have a DC component due to the ripple on the DC link voltage 
[15] . A signific<lnt level of the DC component at the inverter output could result 
in saturating the isolation transformer. This drawback can be overcome by using a 
relatively large DC filter at the inverter input. 
A stand-by version of the voltage-fed UPS system, the triport UPS system, which 
incorporates additional elements to regulate the utility vo!tage is shown in Fig. 1.2 
[16]. In normal operation, the load is constantly supplied from the utility source 
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Figure 1.2: The triport UPS system 
through an automatic voltage regulator (AVR). The AVR is normally a transformer 
with two primary windings; one winding is fed by the AC line while the other is 
supplied by the inverter. The transformer output voltage is regulated by tuned filters 
and thyristor-controlled reactor arrangement. The UPS inverter is maintained in a 
"hot" stand-by condition, and when the AC line fails, it provides the critical load 
with the required power. Such power flow arrangement is justified because it ensures 
that the static inverter path remains operational and ready to deliver full power 
instantaneously whenever needed. 
If the utility supply deviates from its specified limits for a certain duration of time 
(typically 20 ms), the static interrupt switch is switched OFF, and full-load power 
is supplied by the DC batteries through the stat ic inverter. In the event of failure 
in the static inverter or the AVR, the critical load is supplied directly by the utility 
line t hrough the bypass switch. In some cases, the system bypass switch is chosen to 
be a non-static switch. This prevents the critical load from being subjected to high 
voltage transients that can pass through a static switch. 
The triport configuration has the advantage of lower cost: the rating of the bridge 
rectifkr i3 low because it is used only to trickle charge the battery bank. On the other 
hand, the scheme does not provide adequate protection of the load from the utility 
network transients. The output transformer is also large because of the multiple 
primary windings. Furthermore, the system suffers from instability phenomena at 
light loads. A conventional approach to solving this problem is to apply dummy 
loads at the trz.-nsformer output. This approach has an adverse impact on the system 
efficiency. Alternatively, an active filter circuit may be used to provide stable control 
of the AVR !17]. 
In order to overcome the instabil ity problems associated with the triport systems, 
the AVR is replaced by a. synchroflous motor-generator set. The result is the stand-
by hybrid configuration shown in Fig. 1.3 !18]. Under normal operating conditions, 
the utility supply provides about 95 % of the power required by the critico.lload via 
Three-phase 
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rectifier ' 
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Figure 1.3: The hybrid UPS system 
the static interrupt switch and the motor-generator set, with the conventional UPS 
system providing the rest of the load power. 
The hybrid configuration offers high reliability and efficiency. However, the system 
requires complex control circuitry. For example, to adjust the level of power flow in 
the system buses, a special synchronization circuit is required. Overall, the system 
size is large and its noise level is higher than the conventional static UPS system. 
Moreover, it is very expensive and can only be economically considered for large 
loads. 
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Control and operation of distributed UPS systems, which employ the basic voltage-
source UPS configuration for large/flexible loads, have been investigated in [19)-[21]. 
Distributed UPS systems have high reliabi lity and permit critical loads to be fed from 
various UPS units along various paths. 
The Current-Fed UPS Configuration 
The conventi-onal current-fed UPS system is shown in Fig. 1.4. It consists of an 
DC 
AC 
transformer 
invener 
: DC ' Battery 
i filter : bank 
Figure 1.4: Block 1iagram of the current-fed UPS system 
uncontrolled bridge rectifier, a low-pass input filter , a battery ba.nk, a DC chopper, 
II 
a smoothing reactor, a PWl'vl current-source inverter, an output. filter. an isolation 
transformer and a static bypass switch. 
The unregulated DC voltage at the output of the DC filter is convcrtt:>d t.o ct curn'llt. 
source by the large current-source reactor. The DC chopper is used to control t\1<' 
level of the current source to ensure constant output voltage irrespective of load or 
supply changes. Alternately, the t.:ontrol of the DC current level can he ach ieved by 
replacing the uncontrolled bridge rectifier and the DC chopper by a controlled bridgt• 
rectifier. 
The function of the current-source inverter is to convert the input DC currcut into 
an AC current. The output filter arrangement provides attenuation of the output 
current harmonics and also reduces the voltage spikes associated with the current-
source inverter switching, and hence the stresses on the switching devices [ 15]. In order 
to improve the power factor of the input stage and obtain higher overall efficiency 
of the system, a bilateral current-fed system wit h variable output frequency was 
proposed in [22] . Recently, a digitally controlled current-source inverter-based UPS 
system, which constructs the sinusoidal load voltage from information available from 
the system DC bus, has been proposed in (23]. 
Since the current-source reactor converts the DC-link voltage into a current source, 
the current-fed UPS system is immune to DC components in its output voltage. 
However, it requires an extra power conversion stage (i.e., the DC chopper and the 
current-source reactor) to create the controllable current source. The large current-
source reactor results in a system with slower dynamic response. 
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The High-Frequency Link UPS Configuration 
Figure 1.5 shows the block d:agram of the high-frequency link UPS system [24]. It 
Figure 1.5: The high-frequency link UPS configuration 
consists of a controlled-bridge rectifier, a low-pass input filter, a DC battery bank, 
a high-frequency voltage-source inverter, a high-frequency isolation transformer, a 
cydoconverter , a low-pass output filter, and a static bypass switch. The functions of 
the bridge rectifier, the low-pass input filter and the battery bank are the same as 
t.hose described for the previous UPS systems. 
The output of the high-frequency inverter is a pulse-width modulated AC voltage 
IJ 
switched at very high frequency (typically 20kHz). A :si!msoidnl out.pu~ volt<lgc of t. ht' 
UPS system, whose frequency is the same as the supply frequency, is then synthesized 
from the inverter output voltage using a cycloconvert.er. The undesired harmonics a.t 
the cydoconverter output are suppressed by the low-pass filter at the load term inals. 
The high-frequency UPS scheme offers several improved performance fea t ures 
over the conventional voltage-fed and current-fed UPS systems. Since the inverte r 
is switched at very high frequency, the size of the isolation transformer is s ignificant ly 
reduced. Moreover, the level of audible noise produced by the isolation transformer 
is also reduced. However, these desirable features are achieved at the expense of in-
c.reased number of switchi~g o:l.evices, complex control circuitry, and hence, a reduction 
in the system reliability. A major problem with th~ system is the commutation of the 
cycloconverter which is load dependent and ineffective under certain load conditions. 
I\-" •~ ··eover, using two power conversion stages (high-frequency inversion and cydcon-
version) adversely affects the system efficiency. Furthermore, when the inverter fails, 
the critical load is supplied from the raw utility voltage via the bypass switch without 
isolation. 
A stand-by version of the high-frequency link UPS is shown in Fig. 1.6 [25]. In 
normal operation, the critical load is supplied from the power grid through an isolation 
transformer. Meanwhile, the battery bank is charged through the cycloconverter, the 
high-frequency isolation transformer, and the high-frequency PWM inverter. In case 
of power grid failure, the power delivered to the critical load is drawn from the battery 
bank hy reversing the direction of power flow in the high-frequency link system. 
This system has higher efficiency because of the elimination of the input AC-to-
DC conversion stage. However, it has the disadvantage of imposing finite transfer 
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Figure 1.6: The bilateral high-frequency link UPS configuration 
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time to change from rectification mode to inversio~ mode and provide well-regulated 
power when needed by the critical load. To achieve successful operation, the system 
control scheme has to be carefully designed to avoid long transfer times. 
The DC Resonant Link UPS System 
DC resonant link converters were first proposed for AC motor drive applications [26]-
[28). In this scheme, the DC bus voltage is made to oscillate at very high frequency by 
incorporating a resonant circuit in the input DC voltage stage. The inverter switching 
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devices are turned ON/OFF at the zero-voltage points of the DC bus. hence achie\'iug 
zero-switching losses. 
A single-phase version of the DC resonant link UPS system is shown in Fig. I. 7 
[29]. The switches of the full-bridge inverter are controlled to produce a three-level 
L, 
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Figure 1.7: The DC resonant link UPS configuration 
waveform at the inverter output; i.e, negative, zero, or positive voltage. The zero-
voltage state ca.n be achieved by either turning ON S1 and S2 or S3 and S4. By 
employing this extra degree of freedom, the AC supply current can be actively shaped 
to follow a reference waveform. For example, switching 51 and S2 ON to realize a 
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Z<!ro voltage at the load terminal results in v:r= 0, while switching 83 and .5'.1 ON 
produces the DC bus voltage across Vz. F'or a positive AC supply voltage, V.r causes 
the source current , i , , to increase or decrease and vice versa when the AC supply 
voltage is negative. 
This system is capable of simultaneously shaping the load voltage and the AC 
supply source current to follow their respective reference waveforms, thus eliminating 
the need for the input AC to DC conversion stage. Hence, the system has high 
efficiency. In add ition, the system is capable of producing a load voltage that is higher 
than the DC bus voltage. However, the scheme has drawbacks that are common to this 
class of resonant converters: the regulation of the DC bus voltage requires complex 
control circuitry (30], and, the oscilla.tion of the DC bus voltage is significantly high 
resulting in higher-order voltage harmonics superimposed on the AC supply voltage. 
1.1.3 Control Schemes for U ninterruptible Power Supplies 
The evolution in UPS system configurations has resulted in improved system efficiency 
and reliabi lity. However, improvements in the system performance in terms of the 
system providing constant load voltage and freq uency, high-quality load voltage, fast 
transient response, and reduced component size have been achieved through various 
modulation and control schemes employed in the inverter of the UPS system. In 
this section, a review of the different pulse-width modulation and control techniques 
currently employed in inverters is provided. 
Pulse-width modulation (PWM) is a process through which a sinusoidal waveform 
can be synthesized from a train of positive and negative pulses with their widths vary-
ing according to certain modulation criteria. The purpose of using modulation tech-
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niques for UPS systems is to control the amplitude of the load vol tage and tn iui tniZl' 
the low-order harmonic contents of the output voltage. 
The earliest PWM technique applied to UPS sys tems is t.he single pu be-width 
modulation scheme. This scheme is capable of load-voltage regulation and minimiza-
tion of few selected harmonics in the inverter output. However, it requires large filt.er 
5ize and, as a result, there is an appreciable voltage drop across the filter scrit•s in-
ductor. This voltage drop could reach as high as 40 % of the fundamental component. 
of the inverter output voltage during switchi ng in/out of the load jl]. Several yrars 
of research in this area have resulted in the development of modulation schemes that 
provide outstanding improvement in UPS system performance. The most widely used 
schemes can be listed as: 
• sinusoidal pulse-width modulation, 
• programmed optimum pulse-width modulation scheme, 
• delta pulse·· width modulation scheme, and 
• real-time feedback control. 
Sinusoidal Pulse-Width Modalation 
Sinusoidal pulse-width modulation (SPWM) is a very popular scheme for both ad-
justable speed AC drives (31, 32] and UPS systems [2, 8, 15]. The manner of generat-
ing the switching points depends on the method of implementation of the modulat ion 
technique, and may t hus be classified as natural and uniform sampling techniques. 
I!l the naturally sampled SPWM, a t riangular carrier wave is compared with 
a modulating reference signal and the natural points of intersection determine the 
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switching points for the inverter switching devices [33]. The distribution of the unde-
sired harmonics depends on the frequency ratio of the carr ier signal to the modulating 
signal. The higher the frequency ratio, the greater the "gap'' between the fundamen· 
tal component and t he dominant harmonics. The SPWM scheme has the advantage 
of generating well-defined frequency spectrum of the inverter switching pattern, thus 
making it easier to design an optimum load filter to remove the undesired harmonics. 
The uniform sampling method is based on the sample and hold principle. In 
this scheme, the sine modulating signal is replaced by an equivalent stepped signal. 
This technique is popular in microcomputer implementation [34]-[36]. The uniform 
sampling technique has the advantage of producing symmetrical pulses about the 
trough of the carrier wave. Thus, no sub-harmonics exist in the frequency spectrum 
of t he inverter output voitage. 
The Programmed Optimum Pulse-Width Modulation Scheme 
The programmed optimum pulse-vvidth modulation scheme, [14], is the most widely 
used scheme in the group of selected harmonic elimination techniques [37] -[39]. The 
switching instances of the invertei output pulses,_ which result in the elimination of 
selected order of harmonics or maximizing a performance cri teri a (such as voltage 
utilization), are determined a priori by solving a set of non-linear equations which 
describe the inverter output voltage waveform. The scheme, therefore, has t he disad-
vantage of being computationally intensive and requires off-line calculations. 
In UPS applications, the programmed inverter switching pattern is fixed [14] . The 
control of the magnitude of the load voltage is therefore achieved via the control of 
the front end AC-ta.-DC rectifier in both voltage-fed aud current-fed configurations. 
i ~l 
Although this technique attenuates the low-order narmonics and rcsult..s in small filh'r 
size, it i.s characterized by slow dynamic response. iVloreover, because the prograu\mt'd 
inverter switching pattern is determined on the basis of the steady-state operation uf 
the system, the performance of the UPS during transient stages and abnormalities is 
adversely affected. 
The Delta-Modulation Scheme 
Delta-modulation scheme was first introduced for digital communication networks, 
[40, 41}, and later on for AC drives applicatiom t·l2]-[45] . Among various delta-
modulation strategies, the rectangular-wave delta-modulation (RWDM) scheme has 
gained increasing popularity for static PWM inverters [42] -[44, 46]. 
The RWDM is one of the simplest known methods of converting an analog sig-
nal into a digital forma.t., and has been succP-ssfully implemented for UPS systems 
[46]. It has the advantage of very simple circuit implementation and the ab il ity to 
produce sinusoidal lead voltage with small fi lter paiameters and moderate switch-
ing frequency. However, it su1fers from the same drawbacks common to the class of 
hysteresis controllers, such as variable switching .frequency [47). The prvblem with 
variable switching frequency is that it generates a random and uneven switching pal-
tern which stresses the power switching devices. Moreover, the frequency spectrum 
of the inverter output voltage contains frequency modulated components which inter-
fere with communication equipment external to the power circuit. A synchronization 
technique to produce a fixed switching pattern at the output of the delta modu lator 
using phase-locked loop circuit as a frequency multiplier has been proposed in (48). 
However, the resulting control circuitry is complex and the main advantage of delta 
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modu lators, namely, simple circuit implementation, is lost. 
The R eal-Time Feedback Control 
In recent years much effort has been concentrated on the development of various real-
time feedback control strategies for UPS app licat ions. The widelY used strategies for 
UPS can be li sted as: 
• dead-beat control, 
• variable-structure control with sliding mode, 
• state-variable feedback control, and 
• current-regu lated control. 
The Dead-Beat Control 
The principle of the dead-beat control scheme is illustrated with the aid of a voltage-
source UPS inverter with a resistive load in Fig. 1.8 [6 1]. A feedback signal of the 
load \oltage is employed in a dead-beat control algorithm to calculate the duration of 
the ON/OFF states of the inverter switching devices. Based on the measured signals 
at the instant k-1, t he power circuit state variables are estimated at the next instant k 
using a state estimator. The state variables are then employed in a control algorithm 
which insures that the capacitor voltage is exactly equal to the reference voltage at 
the next sr.,apling instant. 
The dead-beat control scheme has been implemented successfully in single-phase 
and three-phase UPS systems in which the control algorithm relies on the value of the 
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Figure 1.8: Dead· heat control: a.) Schematic of the power circuit, b) Timing diagra.'ll 
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load resistance to estimate the circuit state variables [62). This renders the system 
sensitive to parameter variat ions. 
To overcome this problem, the disturbance observer-based dead-beat control was 
proposed in [63]. In this scheme, the inverter switching frequency is assumed to be 
sufficiently high so that the load current is modeled as a constant current over a 
switching interval. The load current is employed as a feedback variable in the state 
estimation algorithm to determine the state variables of the power circuit . 
Although the disturbance observer-based dead-beat control has been shown to be 
compatible for both linear and non-linear loads, it is complex to implement. The 
scheme is even more difficult to implement at high-switching frequencies because of 
the need for a powerful microprocessor [64]. 
The State-Variable Feedback Control 
The state-variable feedback technique is a well-established scheme in control systems 
literature [65]. Figure 1.9 shows the basic block diagram of the scheme. The system 
state variables, X(s), are sensed and multiplied by a gain matrix K. Depending on the 
design of the gain matrix, closed-loop poles oi the resultant system can be arbitrarily 
p:ro.::ed. any >;rhere in the s-plane, thus, tailoring the complete system transient response. 
It is assumed that ,~11 the state variables are accessible for measurements. If any of 
the state variables is not accessible, such as in the case of AC drives, the state variable 
can be constructed ':.:sing state-estimation algorithms [66]. 
In UPS applications, wherEc <til the system state-variables are available for measure-
ment, it has been demonstrated recently that the scheme has good dynamic response 
and is capable of shaping the complete system transients [67]. However, the placement 
Figure 1.9: Block diagram of the state~variable feedbac;k scheme 
of the system poles at predetermined locativns in the s~pla.ne is costly; a dedicated 
digital signal-processing board to calculate optimum elements of the gain matrix is 
needed, and the number of sensor~ req~,;!red is equal to the number of state variables 
to be controlled. For example, in a three-phase UPS system with a second-order filter 
and R-L load, six current sensors and three voltage sensors are required. Besides, the 
scheme is highly sensitive to load variat-ions, making the computed elements of tl:.e 
gain matrix less than optimal. 
The Variable·Structure Control with Sliding Mode 
Variable structure control is a special type of control technique that is capable of 
making a control system very robust a.nd insensitive to parameter variation and ex-
ternal disturbances. The control scheme was pioneered in the Soviet Union in the 
early 1950's [68). The scheme was introduced for the control of systems where the 
right-band side of tb!' differential equation governing the system is not analytical, 
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such as in ON/OFF regulators [69, 70]. 
Variable structure control with sliding mode has gained attention recently in power 
switching converters where it is referred to as sliding mode control because the system 
state trajectory is forced to slide along a switching surface for any load conditions or 
external disturbances. Sliding mode control has been successfully implemented in a 
variety of motor drives [71 H76J. 
Although the scheme has been shown to give fast dynamic response in voltage-
source UPS inverters, it requires very high-switching frequency to avoid chattering 
problems [77). Consequently, the overall system efficiency is reduced. Moreover, 
similar to the state-variable feedback control scheme, the sliding mode control requires 
high count of state-variable sensors. 
Discrete versions of tht: sliding mode control for UPS applications with resistive 
loads have been shown to have fast transient and dynamic responses [78, 79). However, 
the sampling process involved elevates the chattering problem. 
The Current-Regulated Control 
Current-regulated voltage-source PWM inverters .have gained considerable attention 
ave:.· the past two decades. Various types of current-regulated controllers have been 
proposed in the literature for AC drives applications and static power supplies [49]-
[60]. 
The control scheme configuration of current-regulated inverters has the general 
structure of inner-current and outer-voltage feedback loops. As a result, the scheme 
has fast. dynamic response. In UPS applications, the filter capacitor current [56, 57 j 'Jr 
the inverter output current [58, 59] is used as the feedback va.riable in the inner current 
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loop. The control algorithm either employs hysteresis controller or P\VM !'Chemt•s to 
generate the inverter switching pattern. Hysteresis controllers have the advantngt•s 
of simplicity, fast dynamic response and robustness. However, t hey suffer from the 
same disadvantages mentioned earlier for delta modulators. Tltese disadvantages can 
be overcome by using fixed-switching frequency, variable-duty cycle schemes. 
L.1 current-regulated schemes which use the inverter output current as the feedback 
signal , the reference current signal is obtained from the sum of the reference signal 
of the capacitor current and the actual load current. Simulation results have shown 
that this scheme is capable of producing load voltage with extra low total harmonic 
distortion [58}. Major drawbacks oft he scheme are the high st.:u.it..~ .. count and the use 
of high-switching frequency (in the order of 20.0 kHz). 
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1.2 The Utility Interactive System 
Renewable energy sources (RES) have gained increasing interest as an alternatiVe 
source of electrical energy. They are abundant, free, inexhaustible, and environmen-
tally friendly. 
Renewable energy sources such as wind mills a.nd photo-voltaic systemS require 
load leveling to extend the period of operation throughout the user's daily demand. 
One way to achieving this load leveling is to use DC battery bank or flywheels as 
local energy storage. In general, the output current/voltage of the renewable energy 
source is uncontrolled, and a power conditioning unit is usually employed to interface 
the RES to the load. The power conditioning unit may operate in the stand-alone 
mode. This approach is widely used at remote sites which are not served by the publlc 
power grid. When the renewable energy source is connected to the utility network, 
through the power conditioning unit, the electric distribution system can be used 
to absorb the excess power generated by t he renewable energy source. During RES 
down times, the utility network supplies the user's demand. In this configuration, 
the power conditioning unit is referred to in the literature as the utility interactive 
system (UIS). 
Figure 1.10 shows a block diagram representation of a UIS. The utility interactive 
system typically consists of an uncontrolled rectifier, AC-to-DC inverter and an output 
filter. The uncontrolled bridge rectifier is used when the output of the renewable 
energy source is AC, as in the case of induction generators [80]. T he power inverter 
employed is typically a line-commutated inverter with harmonic filter at the output 
to improve the quality of the utility line current, The line-commutated inverter has 
the disadvantage of requiring a large DC choke, expensive and bulky harmonic filters, 
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Figure 1.10: Schematic diagram of the utility interactive system 
and modest total harmonic distortion of the line current. Present standards require 
that the total harmonic distortion of the current fed into the utility network should 
be less than 5%, with individual harmonics not exceeding 3% [81]. During the past 
fifteen years, much effort has been concentrated on the development of switch mode 
power conditioning topologies and switching strategies to meet the requirements of 
high-quality utility line current, and stable operation over a wide range of system 
conditions. 
Utility interactive systems may be classified according to how the power condi-
tioning unit is connected or linked to th'.! utility network. The widely used connection 
schemes can be listed as: 
• line-frequency link UIS, and 
• bigb.·ftequency link UIS. 
The inverter used in the line-frequency link scheme may be of the voltage-source or 
current··source type, while only voltage-source inverters a.re used in the high-frequency 
link. The voltage-source configuration requires closed-looy control operation to make 
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the output current of the UIS follow a reference sinusoidal waveform. In the current-
source configuration, the output current of the UIS is shaped to follow a reference 
sinusoidal wavefo rm using (.~en-loop control scheme. 
1.2.1 The Line-Frequency Link UIS 
A single-phase voltage-source line-fre.:;uency link :.:tility interactive system is shown 
in Figure 1.11 [81, 82]. It consists of an input capacitor filter, Cd, a single-phase 
voltage-source full-bridge inverter, and an output line inductor filter, L1. Isolation 
rnliey ~ ~~lmge 
Load 
reference signal 
rv 
Figure 1.11: Circuit diagram of the line-frequency link voltage-source utility interac-
tive system 
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from the utility line network is provided by a line-frequency t.ransformer. 
To ~eet the harmonic distortion requirements, the line current i:; madC' to filit.h-
fully follow a reference sinusoidal waveform. This is achieved by sensing thl' lint' 
current and comparing it with a reference sinusoidal waveform to generate <t PW~·l 
pattern according to a certain control strategy, such as the hysteresis controller [82j. 
Alternatively, the PWM pattern ca.n be generated without the need for a current 
sensor by employinl!; a model-referencc-adap~ive based delta-modulation sc~cmc [8:1]. 
The PWM waveform controls the appropriate switching devices in the power inverter 
such that the utility line current fo llows the reference sinusoidal waveform within a 
predetermined hysteresis window. 
The system is capable of generating sinusoidal line current at any power factor 
with re:..pect to the utility voltage. It has fast dynamic response and simple power 
and control circuit implementation. However, the control scheme generates an uneven 
and random PWM switching pattern which causes variations in the inverter switching 
frequency as the line current waveform changes. Consequently, the inverter output 
switching pattern :.s not only pulse-·.vidth modulated but also frequency modulated 
[47, 52}. The frequency-modulated nature of the inverter output switching pattern 
causes difficulties in synchronizing the inverter output curr-;::at with the utility voltage. 
To overcome this difficulty, the current in the power circuit has to be reset to zero 
at every half cycle of the utility voltage. This is achieved by turning all switching 
devices in the power inverter OFF well before the zero-crossing of the utility voltage 
to allow the line current to decay to zero. The effect of the resetting process is an 
increase in the harmonic content of the utility line current. 
The frequency modulation component in the inverter output voltage can be re-
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duced hy using a currcnt-hysj.eresis controller with variable window widt h [84]- [86], 
or using a phase-locked loop delta-modulation controller [48]. The main drawback of 
these techniques is the resulting complex control circuit implementation. 
Figure 1.11 shows that this control technique relies solely on the feedback signal 
of the inverter output current to control the wave shape of the utility line current. 
Consequently, the presence of fi lter elements on the AC side can cause disturbances 
which may lead to uncontrolled oscillations [87]. These uncontrolled oscillations cause 
fluctuations in the load voltage, and, if significant amplitude of oscillations occur, an 
overall system malfunction may take place. Passive damping techniques may be used 
to suppress such oscillations. 
The line-frequency link is basically a step-down DC-to--AC converter. In other 
words, the maximum value of the fundamental component of the inverter output 
voltage is equal to the level of the DC input voltage. Thus, the system can operate 
properly only if the output voltage of the RES is greater than or equal to the utility 
voltage. For a utility voltage higher than that of the RES, the utility current becomes 
distorted. This problem is overcome by using a flyback converter configuration with 
fixed switching frequency and variable duty cycle. control scheme [88] 
Not only does this system overcome the problem of low voltage level at the output 
of the RES, it also circumvents the problems ~ssociated with the variable switching 
frequency of the hysteresis/delta controllers. The scheme employs the state-feedback 
control technique to stabilize the utility interactive system and shape the utility line 
current [89}. In addition, the scheme can only feed current at unity power factor with 
respect to the utility voltage. A major limitation of the fl.yback converter system is 
the complexity of the control circuit implementation. 
3! 
+ 
v"" 
Figure 1.12: Circuit diagram of the fly back utility interactive system 
The current-source version of the line-frequency link UIS is shown in Fig. 1.13. 
The output voltage of the RES is first converted · to a current source using a large 
current-source reactor (CSR). The output capacitor, Ch performs the double func-
tion of providing the output filtering with £1 and reducing the switching stresses 
of the switches S1 .•. S4 • S5 and S6 are commutation switches which are used to 
provide an alternate path for the current flow during commutation and to avoid open 
circuit conditions at the output of the current-source reactor. The utility line current 
is shaped to follow a sinusoidal waveform by using an appropriate pulse-width mod-
ulation strategy. Thus, the UIS virtually operates in an open-loop control fashion 
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Figure 1.13: Circuit diagram of the current-source UIS 
and feedback signals a.re only needed to adjust the output power level and synchro-
nize the inverter output current with the utility voltage. The sinusoidal pulse-width 
modulation schemes have been used to implement the single-phase and three-phase 
current-source inverter-based UIS [90, 91]. 
In contrast to the voltage-source inverter, the current-source inverter is immune to 
short circuit £:::.ults that may take place at the output of the inverter circuit . However, 
the relatively large reactor results in a bulky system with slow dynamic response. In 
addition, the system requires extra power switching devices to circumvent open circuit 
conditions in the power circuit. 
1.2.2 The High-Frequency Link UIS 
The high-frequency link UIS was proposed primarily to overcome the problems of 
size, cost, and weight of the line-frequency link UIS [92). The basic schematic of the 
high-frequency link concept is shown in Fig. 1.14. The most popular configuration 
Renewable 
energy 
source 
Figure 1.14: Schematic diagram 0f the high-frequency link UIS 
and control scheme of the single-phase high-frequency (HF) link voltage-source utility 
interactive system is shown in Fig. 1.15 [93, 94). The system employs a high-frequency 
bridge inverter, operating at approximately 10-16 kHz to invert the DC voltage at 
the output of the renewable energy source into a 'PWM high-frequency AC voltage. 
The AC voltage at the output of the HF bridge inverter is rectified via the HF isola-
tion transformer and the HF bridge rectifier. A line-commutated, polarity-reversing 
inverter unfolds the rectified current waveform in the DC link inductor, Ld, and feeds 
it into the utility network. 
The control of the utility line current relies on sensing the current in the DC link 
inductor, id and comparing it with a fraction of the rectified waveform of the utility 
voltage in a hysteresis comparator. The appropriate devices of the high-frequency in-
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Figure 1.15: Circuit diagram of the high-frequency link voltage-source utility inter-
active system 
verter are turned ON fOFF to force the link current, id, to follow a rectified sinusoidal 
waveform within the hysteresis window of the current-hysteresis coutroller. Due to 
the high switching frequency operation of the front-end inverter, the resulting utility 
line current is sinusoidal with very low harmonic content thus eliminating the need 
for a filter at the utility side. 
The main advantage of the system is the reduction in the size and weight of the 
isolation transformer and of the system audible noise. This advantage is achieved 
at the expense of significant increase in the number of power semiconductor devices, 
and hence system cost, high switching losses, complex control circuitry, and lack of 
capability of feeding or absorbing reactive power into/from the network. 
A variation of the high-frequency link scheme employs a push-pull inverter and 
a high-frequency center-tapped transformer [95]. The utility line current is used in 
a fixed-switching frequency, variable-duty cycle scheme to control the sh<qw of t.he 
utility line current. This system has the advantage of reducing the number of II F 
switching devices and eliminating all the disadvantages associated with hysteresis 
controller. To accommodate large variations in the output vo ltage of the renewable 
energy source, a DC-to-DC boost converter is employed at the front-end to interface 
the RES to the utility interactive system [96]. 
Recently, the DC-to-DC resonant conversion concept has been proposed for the in-
verter switching to reduce the high switchi ng losses associated with the high-frequency 
inverter discussed above. Figure 1.16 shows one of the circuit configurat ions or the 
high-frequency link UIS in which the PWM inverter is replacd by a high-frequen cy 
resonant inverter [97]-[99]. The switches of the high-frequency resonant inverter are 
turned ON/OFF at a switching frequency slightly higher than the resonant frequency 
such that the DC link current is made to fo llow a rectified sinusoidal waveform . 
The high·frequency resonant link concept allo':'"s high switching frequencies to be 
used resulting in low audible noise. However, in addition to the drawbacks previously 
mentioned for t}.e HF link UIS, there is a significant increase in the losses and VA 
ratings of the resonant circuit. Also, the switching devices of the high-frequency 
inverter experience significant voltage stresses because of the high voltages developed 
across the elements of the resonant circuit. 
A close examination of the current technology for UIS applications shows that 
although all the above schemes resu lt in a sinusoidal utility line current, they are 
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Figure 1.16: The High-frequency resonant link UIS. 
not compatible with weak AC systems. Weak AC_systems pose challenging problem 
from the point of view of maintaining stability and providing high-quality utility line 
current under varying conditions. 
The current status of inverter control points to a wide variation in control strate-
gies. Although the same inverter configuration may be used in UPS and UIS applica.-
tions, the control strategies are very different. The variation is due to the fact that in 
the UPS, the load voltage is controlled so as to produce a sinusoidal voltage, whereas 
in the UIS the utility line current is the variable that is required to be sinusoidal. 
The challenge is to find a control scheme that is applicable to both applications. 
1.3 Thesis Objectives and Outline 
The major objective of this study is to develop a cost-effective and practical control 
strategy for the voltage-source PWM inverter with output filter for both UPS and 
UIS applications. Efforts are directed at developing a unified control scheme to meet 
the performance objectives (such as high-quality load voltage and utility li ne current, 
and stability over a wide variation in system parameters) in both applications while 
providing improvement in the overall size, weight, and cost of the systems. To this 
end, a current-regulated, voltage-controlled scheme for voltage-source inverters with 
a. second-order filter is proposed. The proposed scheme is capable of provid ing nearly 
prefect sinusoidal load voltage for UPS and sinusoidal line current for UIS. In addition 
to the inherent advantages of the inner-current, outer-voltage feedback control con-
cept, the proposed scheme is compatible with non-linear loads. In UIS applications, 
the scheme is capable of injecting the utility line current into t he power grid at any 
desired power factor. It is also compatible with both weak and large AC network 
applications. 
The approach taken to characterize the proposed scheme for the two applications 
will involve four stages. First, the single-phase UPS system will be used as a veh icle 
to develop the control strategy. Second, the feasibility of the scheme will be demon-
strated for the three-phase UPS. Third, ~:single-phase UIS will be investigated, and 
finally, the scheme will be applied to the three-phase UIS. A linearized model based on 
small-signal perturbation technique will be derived for each system. Low-frequency 
models will be developed and used to describe the steady-state operating charac-
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teristics of the systems. Transfer funct ions describing the relatiC'r..:>hips between the 
power circuit •1ariables and the control signal will be developeJ and used to examine 
the incremental dynamics of each system. In addition to these theoretical studies, 
laboratory proto-types of the UPS and the single-phase UiS will be developed to 
verify the theoretical results and demonstrate the feasibility of the proposed scheme. 
The remaining chapters of the thesis are organized as follows. 
In chapter Two, a general model of the single-phase UPS system is developed 
in terms of the input DC voltage, power circuit parameters and inverter switching 
functions. The resulting general model of the system is discontinuous. Through 
the use of Fourier series analysis, the discontinuous model is replaced by two time-
continuous models; the low-frequency and high-frequency models. These models are 
used to design the filter parameters. A small-signal linear dynamic model is then 
derived from the low-frequency model using the perturbation technique and small-
signal approximation. The small-signal model of the system is t:.sed to study the 
power circuit incremental dynamics. Using root-locus technique, appropriate feedback 
v~;·iables that resul t in stc>.ble closed-loop operation of the system are selected. Using 
Bode diagrams and time-domain error analysis, feedback loop regulators of the inner 
current and the outer voltage loops are selected. Computer simulation results of the 
proposed UPS along with experimental verification for both linear and non-linear 
loads are presented. 
Chapter Three extends the proposed control scheme to the three-phase UPS sys-
tem taking into account the DC input filter dynamics. In order to cope with the 
time-varying system matrix of the general model, the forward-backward transforma-
tion is employed to transform the system state variables to the rotating frame of 
reference where AC variables appear as DC quan tit ies. The incremental Jynamit·s of 
the power circuit state variables are then investiga ted to determine the stahilil.y of 
the system. It is shown that the proposed control scheme results in stable opt•rat.ion 
of the three-phase system over a wide range of parameter ' 'aria.tion. Experiment.;d 
results of the three-phase laboratory prototype of the system are provided to verify 
the computer simulation results and theoretical results obtained from the developed 
model. 
The single-phase UIS with the proposed scheme is described in Chapter Four. 
Following tile analytical techniques and procedures outlined in chapter two, the fea-
sibility of the proposed scheme for UIS applications is investigated. The incremenl<Ll 
dynamics of the power circuit variables are studied using the root -locus method. The 
results clearly shows that directly using the ut ility line current as the only feedback 
varia1k leads to unstable operation of the UIS. On the other hand, the proposed 
scheme provides an indirect but stable control of the UIS. Experimental verification 
ar,d computer simulation of the single-phase UIS model is presented along with its 
computer simulation. 
Chapter Five deals with modeling, analysis, and design of t he three-phase UIS 
system with input fi lter dynamics taken into account. The effect of various modes of 
operation of the UIS (e.g., unity power factor and zero- leading power factor operation) 
on the system dynamics is also investigated in the chapter. Computer simulation 
results of various waveforms of the three-phase UIS are presented. 
Finally, in Chapter Six, a summary of the thesis high lighting t he cont ribution of 
the research and suggestions for further work are outlined. 
Chapter 2 
The Single-Phase Voltage-Source 
Uninterruptible Power Supply 
System 
This chapter deals with a novel real-time multiple feedback loop control strategy for 
single-phase voltage-source UPS systems. At the outset, a general analytical model 
is developed. Due to the switching nature of the power inverter, the system genera! 
model is discontinuous. Using Fourier series analysis, the discontinuous model is 
replaced by two time-continuous models; the low-frequency and the high-frequency 
models. These models are then employed to select optimum filter parameters. 
A linearized small-signal model is derived, uSing perturbation and small-signal 
approximation, to describe the dynamic behavior of the system. This model is used 
to examine the incremental dynamics of the power circuit in order to select appropri-
ate feedback variables which would result in stable operation of the closed-loop UPS 
system. To ensure both stable and high-quality load voltage, a real-time feedback 
control system configuration with an inner current and an outer voltage feedback 
loops is proposed for the operation of the single-phase voltage-source UPS system. 
Frequency-domain analysis of the proposed UPS system is carried out using Bode dia-
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grams in order to select the appl'opriate control-loop regulators in both the inner ilnd 
outer lo~ps. Computer simulation results of a single-phase voltage-:;ource half-luidgt' 
UPS inverter with a second-order filter and R-L load are pre~:entcd to demon:-;t.ratc 
the performance of the proposed control scheme. Experimental vc1-ificat.ion of a lab· 
oratory model of the UPS system is presented for both linear and n<>n-lincar loads so 
as to verify the predicte.d performance of t he system. 
2.1 General Model of the Single-Phase UPS In-
verter 
Figure 2.1 shows the power circuit of the single-phase voltage-source UPS system with 
R-L load. It consists of a half-bridge voltage-source inverter, an isolation transformer, 
a second-order L1- C1 filter and an n-it load. The differential equations describing 
the behavior of the system variables are given by: 
L di; 
'di 
l dit 
'di 
C dv, 
'd! 
(2.1) 
(2.2) 
(~.:J) 
The voltage v; in Eq. 2.1 is a function of t he states of the power switc-hes 5'1 and :-..·;. 
For example, when switch St is ON (i.e. s; is OFF), Vj = Vdc· On the other hand, 
when 51 is OFF (i.e. s; is ON) , Vj = - Vdc· Thus, expressing the voltage Vj in terms 
of the states of the power switches, Eq. (2.1) can be rewritten as, 
L di; (S" s·') R . j Tt = 1 - 1 Vdc - j 'i - Vc (2.4) 
where, s; = 1 (S;' = 0) when S1 is ON (S; is OFF), S; = 0 (S;' = 1) when S, is 
OFF (S; is ON). Since either 51 or s; can be ON at any instant in time, the states 
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Figure 2.1: Single-phase voltage-source UPS inverter with R-L loads 
of the j1ower switches are governed by the identit~ 
s;+s;' = 1. (2.5) 
Substituting Eq. (2.5) into Eq. (2.4), the system equations can be written in state-
space representation as 
-t; l [ i_; ] [ t; ] t lj + 0 
0 t.'c 0 
(2s;- l )v;., (2.6) 
or 
ic;::Ax+Be•. (2.7) 
Equation (2.6) was obtained without placing any restrictions on the inverter ~witc h ing 
functions. Thus, the name "general'' model is adopted. 
Although Eq. (2.6) fully describes the system behavior during any ON/OFF pt•-
riod, it is time-discontinuous due to the presence of t he discrete function Sj. Nun~t·r­
ical analysis and computer simulation can be used to obtain the exact wavcshapes of 
the system state variables, and to study the steady-state and dynamic performance of 
the system. However, this approach leads to trial-and-error procedures for dcsigniug 
the system. On the other hand, analytical models of the system can be obtained once 
the discrete function Si is replaced with its time-continuous counterpart. 
2.2 Time-Continuous Models of the UPS System 
Two time-continuous analytical models of the UPS system are developed in this 
section. First, a low-frequency model is derived and used to study the system behav ior 
at frequencies which are lower than the inverter switching frequency. A small-signal 
dynamic model is derived from the low-frequency model and used to examine the 
dynamic behaviour and design feedback regulators for closed loop operation of the 
system. 
The high-frequency model, on t he other hand, provides information about t he sys-
tem behavior at frequencies equal to or higher than the inverter switching frequency. 
This model, along with the low-frequency model , is used to determine the peak values 
of the inverter output current and capacitor current and voltage, and to select the 
a.ppropriate filter parameters. 
The sine pulse· width modulation scheme employed to generate the inverter switch-
ing pattern is periodic. Hence, assuming ideal inverter switching devices and neglect-
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ing the dwell time when commuting from the upper to lower switching devices, the 
inverter output frequency spectrum can be determined using Fourier series analysis 
[101]. The switching function S'j can be represented 1-y its Fourier series components 
n. :::oo 
Sj(t); a0 + L a.sin(nw,t) + L b.cos(nw,t) , (2.8) 
n=l n=l,3,5, ... 
where w~ is the angular frequency of the inverter switching frequency. The Fourier 
series coefficients a0 , a,.., and bn are given by {102] , 
d, , 
0, 
? (- I)" n-~ sin( n ~ d,). 
(2.9) 
(2. 10) 
(2.11) 
where d1 is the time average or t he duty cycle of the switching function Sj. Replacing 
S j in Eq. (2.6) by its Fourier components, Eq. (2.8), the system state-space equations 
can be rewritten as 
[ ~] & -lis. -
" 
[ -r _o~ -p lJ [ :: ] + [ ~] (2d, - I 
Cj -Cj 0 Vc 0 
+(-t)• £= ~ sin(n~~) cos(nw, t))v,,. 
n::l,3,5, ... ntr 2 
(2.12) 
Upon examination of Eq. (2.12), it can be seen that the system forcing function is 
composed of the low-frequency dri ving function , (2d1 - l)vdc, and the sum of high-
frequency sinusoidal forcing functions, (- 1)"' E~::L ,3 ,s, ... -;!-; sin (n 1r ¥) cos( nw~ t)) Vdc· 
Consequently, Eq. (2.12) ca.n be decomposed into low-frequency and high-frequency 
components. The system state-space equation can be rewritten in terms of low-
frequency and high-frequency variables as 
(2.!3) 
·15 
where the subscript land h denote the low-frequency and high-frequency component.~. 
and 
Uj 
"' 
(- 1)" L ~sin(n1rd1 : 1 )cos(nw~t)) vdc · 
n=l,J,S . . n '' ~ 
2.2.1 The Low-Frequency Model 
The low-frequency state-space equations are obtained from Eq. (2.12) as 
(2.J.I) 
(2.15) 
l ~ 1 = l -r ~£ -r n ~:1 + l r 1 v,,. (2.\[i) 
For a modulating signal of the form, 
the duty cycle, d1 , is given by [102] 
m(t) 
where 
m (t) is the normalized modulating signal, 
M is the modulation index(=~), 
Yt is the amplitude of the carrier signal, and 
Wm is the angular frequency of the modulating signal. 
(2.17) 
(2. 18) 
(2 .19) 
Substituting Eq. (2.18) into Eq. (2.16), the system equations can be rewritten as 
(2.20) 
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Equation (2.20) shows that the forcing function of the UPS system at low frequencies 
is a function of the modulating signal and the input DC voltage. 
2.2.2 Steady-State Analysis of '"he Low-Frequency Model 
The steady-state model of the UPS circuit at frequencies lower than the inverter 
switching frequency is derived from Eq. (2.20) assuming that the resistance associated 
with the filter inductor is negligibly small, and all disturbances to the UPS system 
are absent. Figure 2.2 shows the steady-state equivc>.lent circuit . 
jX/fm 
"ifm R/ 
Mldc 
-[ I em :JXcjm 
jX/m 
Figure 2.2: Circuit diagram of the steady-state low-frequency model 
The steady-state variables ~m, Vcm., lm, and lm are obtained from Fig. 2.2 using 
phasor analysis as 
(2.21) 
MV,,(cos e + j sin e) (2.22) 
·IT 
(2.2·1) 
(2.25) 
where 
(2.26) 
and Z1m.. Z;,..., and 9 are the load impedance, input impedance of the loaded fi lter, 
and the load angle respectively calculated at the angular frequency of the modu\a.ti:tg 
signal. The subscript m indicates variables and parameters ~alculated at the frequency 
of the modulating signal. 
2.2.3 The High-Frequency Model 
The high-frequency state-space model of the UPS system is obtainerl from Eq. (2. 12) 
as 
[ -~ 0 ~ 
t; - -6-; 
[
-/:;] 00 4Vdc . m(t)+l + 0 (-! )" L - sm(n~---) cos(nw,t ) 
0 n=t n1f 2 
(~.27) 
Equation (2.27) shows that at frequencies equal h or higher thau the switching fre· 
quency, the system forcing function is the sum of infinite number of :-: inusoidal volt· 
ages whose magnitude is dependent on the modulating signal, the input DC voltage 
ar.;d the order of the dominant harmonic. Substituting the value of m(t) given by 
Eq. (2.19) into Eq. (2.27), the r.th harmonic component of the inverter output voltage 
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is given by 
v;, = ( - !)" f:: 4 V,, sin (n rr M cos(wml) +I) cos( nw, t) (2.28) 
n;;l n,.... 2 
Equation 2.28 shows that the high-frequency components in the inverter output 
voltage are amplitude modulated and have maximum values of * at wt=~. Fig-
ure 2.3 shows the waveshape of the dominant harmonic component. It is worth men-
tion ing that as opposed to the hysteresis-band controllers [85, 86] or the Delta modu-
lators [44, 48], where the frequency spectrum of the inverter switching pattern is both 
frequency and amplitude modulated, the frequency spectrum of the fixed-frequency 
sine pulse-width modulated inverter output is amplitude modulated. Thus, the de-
sign of an EMI fi lter that effectively prevents interference with equiprnents external 
to the power circuit can be easily carried out. 
2.3 Selection of Filter Parameters 
The goal of this section is to provide a graphical approach based on t,he low-frequency 
and high-frequency models to determine the values of L1 and C1 of the system fi l-
ter that would result in small flltf!r size, low cos~, and load voltage total harmonic 
distort ion less than 5%. 
The selection of the filter parameters is carried out by first normalizing the circuit 
parameters. The following normalization of the circuit parameters is used: 
1. the load impedance at the frequency of the modulating signal is assumed to be 
one per unit (pu), 
2. a.ll impedances and reactances are expressed as per unit of the load, 
0.006 0.008 Q.QI 
time in seconds 
Figure 2.3: Wavesha.pe of the dominant harmonic component in the inverter output 
voltage 
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:1. the steady-state value of the input DC voltage, Vac, is chosen as the base voltage 
and is equal to one pu, 
4. all voltages are expressed as pu of Vdc· 
It is assumed that the inverter output switching pattern is ideal, and the load power 
factor varies from 0.7 lagging to unity. The normalized n1" harmonic component of 
the inverter output voltage, Vinp• is obtained from Eq. (2.:)~) by substitutitJg Vdc=l, 
and is given by 
¢0 4 mr 
Vinp = ~ ;,;:- sin( 2 ) cos(nw~ t), (2.29) 
The size and cost of the filter are commensurate with its ratings. The filter 
ratings are determined for the worst-case condition of lagging power factor loads (0.7 
pf lagging) [46]. Expressing the filter input impedance given by Eq. (2.25) in terms 
of the load impedance anrl load angle yields 
- I Ztm I Xofm ((1 - H,m) cos 0 + j lffi + (1 - .To) sin 0)) 
Z;m = x . (2.30) I z,m I ( ~ - sin o + j cos O) 
The normalized input impedance of the loaded filter is obtained from Eq. (2.30) as 
Z;m, = x,,m, ((1 - H,m) cos 0 + j (X,,m, + (1 - H=) sin 0)) (2.31) 
Xcfmp - sin 8 + j cos (} 
where the subscript p denotes per unit values. 
The normalized fundamental component of the inverter output current is given 
by 
(2.32) 
and the normalized fundamental component of the capacitor (load) voltage is obtained 
from Eq. (2.22) as 
Vtm, = Ji1 (cos o + i sin o) (2.33) 
(1 - H,m) cos 0 + j (Xt/m, + (1 - H=) sin 0) · 
The n!h harmonic component of the st. ate variable of the loaded filter is det.erminl'd 
fo r the ~\·erst-case scenario; i.e., when the dominant harmonic of the inn:' l' \('r outpnt. 
vol tage is maximum. 
The inverter input impedance at the n1h harmonic component is obtained ;1~ 
Zinp :;: X cf 3 p ( ( 1 - n 2 He,) cos 0 + j n ( X lj 3 p + ( 1 - n2 Hc3 ) sin 0} (2.:!4) 
Xcf&p- n2 sinO+ jn cosO 
where 
WmXcfmp 
w, 
w,Xt/mp 
Wm 
w;L1C1 
~-
The corresponding filter input current is given by 
~np:;: ~np, 
Zinp 
The nth harmonic component of the load voltage is obtained as 
..... \i;np (cosO+.~ n sin 6) 
"'"' = (l- n2 H") cosO+ jn(X11, + (l- n2 )H")" 
(2 .J5) 
(2.:J£i) 
(2.J7 ) 
(2.38) 
(2.:19) 
The normalized volt-ampere reactive (VAR) rating of t he filter series inductor is givr.u 
by 
Q (jimp)' >( ~ ( jinp)' X 
/f = y'2 · lfmp + nL:t ..j2 n lfw (2.10 ) 
The VAR rating of the filter shunt capacitor is given by 
(2.11) 
Another crite ria that must be met is the total harmonic distort ion (THD) of the 
load voltage. The lower the value of the THD of the load voltage the closer the load 
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voltage waveform is to a sinusoidal waveform and vice versa. The THD of the load 
voltage is defined by 
100~ THD% = v,- L v,;,. 
Imp n = '2 
(2.42) 
One more consideration for selecting the filter parameters is the attenuation of 
the funt:lamental component of the inverter output voltage. Better utilization of the 
input DC voltage is achieved if the voltage d:-op across the filter series inductor is 
kept at low values. The voltage attenuation is given by 
(2.43) 
fn most UPS applications, systems of compact size are desirable. Since the load 
filter size contributes to the overall size of the system, a load filter with small size, 
and hence low ratings are desirable. Figure 2.4 shows the relationships between the 
filter parameters and the ncrmalized filter ratings (NFR), attenuation of the funda-
mental component o( the inverter output voltage, and the total harmonic distortion 
of the load voltage. Figure 2.4.a shows that the NFR vf the filter inductor exhibits 
a minimum in the vicinity of Xlfm=0.25 pu for Xefmp less than or equal to 2.5 pu. 
Figure 2.4.b shows that the NFR of the filter capacitor monotonically decreases with 
increasing values of Xe/m and/or XtJm· Figure 2.4.c shows that increasing the value 
of filter series inductor results in appreciable attenuation of the fundamental C)mpo-
nent of the inverter output voltage. Effective utilization of the input DC voltage is 
achieved if the attenuation is kept in the vicinity of 5%. 
From Fig. 2.4.a, 2.4.b, and 2.4.c, the following fi lter parameters were chosen 
and considered optimum: Xl/mp=0.18 pu and Xefmp=2.5 pu. These filter parameters 
result in 5.9% attenuation in the fundamental component of the inverter output volt-
(a) Normalized rating of the filter inductor 
0.18.-------------, 
0.5 1 1.5 
Xltm in pu. 
(c) Attenuation in the fundamental component 
so,--------::,., 
-~OL--~-~1-~~-~ 
xtfm in pu. 
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(b) Normalized rating of the filter capacitor 0.4.-----------, 
0.5 1 1.5 
Xlfm in pu. 
(d) Total harmonic distortion 
o Xctm=5 pu. 
· · · · · · ·' · · · · ·x· Xi:!m=2.5 pu. 
+ Xclm=1.667 pu. 
·' · Xclm=1·.25;puo · 
0.5 1 1.5 
Xltm in pu. 
Figure 2.4: Effect of filter parameters on the normalized filter ratings, attenuation, 
and THD of the load voltage 
.')4 
age, an NFR of the filter inductor and capacitor of 0.1 pu and 0.14 pu. respectively. 
and load voltage THO of O .. j %. 
2.4 Small-Signal Dynamic Model 
In order to ensure that the UPS will produce the nominal load voltage irrespective 
of disturbances such as variations and uncertainties in the input supply voltage, p~r-
turbations in the switching times, and disturbances in the load, a current-regulated 
feedback control scheme is proposed. In general, feedback control schemes are well-
suited for UPS applications because of their high accuracy, fast dynamic response, 
and effectiveness in reducing the sensitivity of the output to parameter changes [103}. 
The objective of this section is to develop a small-signal model which describes t he 
dynamic behavior of the system when perturbed from its nominal operating point. 
This model will be used to examine the stabi lity of the UPS system under closed-loop 
control operation. The outcome of the stability study will determine the appropriate 
feedback variables which would result in successful operation of the feedback control 
of the UPS system. Also, the model will be used to conduct frequency-response 
analysis of the UPS system using Bode plots, the results of which will lead to the 
design of the control- loop reguiators. 
Although the system equations given by Eq. (2.20) are time-continuous, they are 
non-linear. The non-linearity arises from the variation in the load parameters, the DC 
voltage, and t he modulating signal which are reflected in the cross product 7:'i1 (t), 
~~and m(t)vdc(t). In order to develop a dynamic model of the UPS system, the 
system equations are first linearized around a nominal steady-state operating point. 
This is carried out using the perturbation technique and small-signal approximation. 
Using upper case letters to denote the steady-state variables. and assuming small 
deviations from the nominnl values, the state variables of the system can be t•xpresscd 
x(t) = X(t) + x(t); 
i.e., 
i;(t) /;(!) + ;,(t), 
i,(t) !, (t) + i,(t), 
v,(t) v,(t) + v,(t). 
For the load, 
r, = R, + r,, 
L1 + i,. 
For the control signal, 
m(t) = M(t) + m(t); 
and for the input voltage, 
v,, (t) = v,, + v,, (t). 
Substituting Eqs. (2.45) to (2.51) into (2.20 ), results in 
d [ J;(t) ~ ;, l d 11 (t) + ii(t) = 
t V,(t) + ii,(t) 
r /; + l,(t) l J,(t) + !,(!) 
l V,(t) + ii,(t) 
(1.-14) 
(2.45) 
(2.46) 
(2.17) 
(2A8) 
(2.•19) 
(2.50) 
(2.5!) 
(2.52) 
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Equat ion (2.52)can be reduced by assuming that the perturbations are sufficiently 
srnc~.ll su.ch that higher-order terms and cross terms become negligibly small. For 
example, the dement (2,2) of the system matrix in Eq. (2.-52) can be written as 
a,; _Rt + ~t(t); -~(1 + rt(L))( I + i,(t)r', (2.53) 
L1 + 11 (!) Lt Rt Lt 
which can be approximated by 
a,~ -~(!+ r,(t) _ i,(t)). 
Lt R1 L, 
(2.54) 
Similarly, clement (2,3) can be a:,proximated by 
an~ _1_(1- it(t)). 
L1 L1 
(2.55) 
Substituting Eq. (2.54) and Eq. (2.55) into Eq. (2.52), and once more neglecting cross 
terms and higher-order terms, Eq. (2.52) can be approximated by 
[ ~;~g l + _ddt [ ~;~:~ l ~ [ -~ _o£; -p l [ ~;~:~ l 
dt V.,(t) v,(t) tJ --tJ o V.,(t) 
+ [ ~ -£; (;, - f;) -b l [ ~: ~:l l 
0 0 0' V.,(t) 
[ -~ OR -p; ]· [ !;(!) l + 0 -I; r, tt(t) 
t; --&-; 0 Ve(t) 
[ ~+.!!:!l!fu&l+~l LJ L1 L1 + 0 . 
0 
(2.56) 
Since the nominal solution itself satisfies the system state equations, the system lin-
earized model is obtained from Eq. (2.56) as 
d [ ~;(!) l dt i,(t) 
v,(t) 
-t, ~ l [ ~: ~g l ,, 
0 0 v., (t) 
+ [ ~ ~ -~ 1'l ~: ~:; l i, 
0 0 0 II, (t) 
+ [ -~ _o~ -p 1 [ u:; l iJ -~ 0 iic(t) 
[ ~+~1 L1 Lt + 0 . 
0 
(2.57) 
Equation (2.57) is the linearized small-signal model of the single-phase UPS sys-
tern. Various transfer functions of the system can be derived from the equation. 
For example, t he transfer function of the incremental changes in the control signal, 
m (s), to the incremental changes in any of the state variables can be obtained from 
Eq. (2.57) by setting the other small-signal variables (i .e, the load disturbance .,~ 1 , l1, 
and input DC voltage variations iidc) to zero and taking the Laplace transforrri ·of the 
resulting equation. Similarly, the transfer function that relates the variations in the 
input or output disturbances (e.g. the input DC voltage or load disturbances, T1, 11) 
to the system state variables can be obtained by setting the other disturbances Lo 
zero and taking Laplace t ransform of the resulting equation. 
Although it is possible to obtain the transfer fui\ct ion for load variations, Eq. (2.57) 
shows that the process will involve obtaining the Laplace transform of the multipli-
cation of two time-dependent variables, namely, T1 !1 (t), l1 h (t), and i: Vc (t), wbicb 
translates into a convolution integral in the frequency domain. Since the perturba-
tion can be any time-varying function, the resultant analytical expression becomes 
too complicated and intractable. Therefore, it is easier to investigate the effect of 
load variations on the system dynamics using numerical simulations. 
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The transfer funct ion of the control to the state va riables is obtained from Eq. (:LS7) 
by substituting Vdc (t )= T1 = i, = 0. The resu lt is 
d [ ;, (l) l [ -~ 0 -t, l [ ~;(t) l [ f: l Jt ~,(l) = ~ -~ T:; ~,(t) + 0 rh(t). 
u, (t) c, - c, 0 u, (t) 0 
(2.58) 
Equation (2.58) can be expr\!<>sed in the form 
5< = A x + B m(t). (2.59) 
Taking the Laplace t~ansform of Eq. (2.59 ), the transfer function of the incremental 
changes in t he control signal for incremental changes in the system state variables is 
obtained as ~(s) =(s l - At ' [~ ] , 
m(s) 0 
where .s is the Laplace operator, and I is the identity matrix. 
Equation (2.60) can be rewritten as 
[ l:~:~ l f: [s' + ~I:L~ L,~l l ~ = ----~--~~~f~(_s_+~~~,)--~~--~ 
m(s) (s + ~)(s(s + ~ ) + c,\,) + c/L, (s + ~) · 
(2.60) 
(2.61) 
Equation (2.61) gives the transfer funct ion of the system state variables due to incre-
mental changes in the modulating signal. 
2.5 Selection of Feedback Control Scheme 
T he objective of the control system of the UPS sys tem is to produce a sinusoidal load 
voltage that closely follows a reference sinusoidal waveform with very low harmonic 
content. To do so, three possible variables, namely, t he capacitor voltage, capacitor 
.'i!l 
current, and the inverter output current , can be employed to estab lish a f<'edbtu-k 
control algorithm. In order to select the appropriate feedback variable which results 
in stable operation of the UPS system under adverse operating conditions, the in-
cremental dynamics of these variables due to incremental changes in the modulating 
signal are examined using the root-locus method. It is assumed that the incremental 
variation in the control signal is much slower than the bandwidth of the control loop. 
Hence, a quasi-static approach is used to carry out the invest igation [87, 89, 104, 105]. 
2.5.1 Capacitor (Load) Voltage as Feedback Variable 
The transfer function of the incremental changes in the capacitor (load} voltage due 
to incremental changes in the modulating (control) signal is obtained from t he third 
row of Eq. (2.61 ) as 
Vc(s) ~(s + £;) 
rh(s) = L1(s3 + ( ~ + ~)s2 + (c/L, + ~ + c/L,)s + ~/~,'11,). (2.(i2) 
Figure 2.5 shows the root locus of the incremental dependence of the capacitor 
voltage due to incremental changes in the modulating signal for various loading con-
ditions and the following system parameters: 
z, = 10!1, V;,=100.0 Volts, 
The Figure shows that a simple closed-loop control involving the capacitor voltage a:; 
the only feedback variable would make two of the system poles move along the imag-
inary axis of the s-plane. This has the effect of producing high-frequency osci llat ions 
in the load voltage for wide variation in the load conditions. For the chosen cir-
cuit parameters, the figure shows that the frequency of oscillation could reach 4430.0 
rad.. f sec for a 10% change in the modulating signal. However, in the case of unity 
·~ 
~ 
~ 
·~ 
s -2000 . .. 
60 
(a) 0. 7 pf lagging load (b) unity pf load 
(c) no load 
Figure 2.5: Rr.<ot locus of the incremental dependence of the capacitor voltage due to 
incremental changes in the modulating signal at various loading conditions 
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power factor loads, the system oscillations have higher damping ratio since the system 
poles ar~ shifted farther into the left· hand side of the s-plane. Figures 2.6 to 2.9 show 
simulation results of various waveforms in the single-phase voltage-source UPS with 
the capacitor voltage as the only feer!back control variah!e for the following system 
parameters: 
switching frequency, F, =4.0 kHz, 
V,,=lOO.O Volts, L 1=5.0 mH, 
modul'lting signal, M=0.9, 
C1= 100.0 J<F. 
Figures 2.6 and 2.7 show the inverter output switching pattern, inverter output. 
current., load (capacitor) voltage, and load current for 0. 7 pf lagging load. Figure 2. 7 .a 
confirms that the capacitor voltage has a high· frequency oscillation superimposed on 
it. The maximum value of the frequency of oscillation as obtained from Fig. 2.7 is 
4189.0 rad/sec. 
Figures 2.8 and 2.9 show simulation results of the inverter output voltage, output 
current, load (capacitor) voltage, and load current for unity power fad.or load:>. 
Figure 2.9.a shows that the load voltage has high·frequency oscillation but with a 
much faster rate of decay. 
2.5.2 Inverter Output Current as .Feedback Variable 
The open-loop transfer function of the incremental changes of the modulating signal 
to the incremental changes in the inverter output current is obtained from Eq. 2.61 
ii(s) Vdc(s2 +~s + IiJ) 
rh(s) = L1 (s3 + (~ + ~)s2 + (c,\, + ~ + c/L,}s + ~,'"!:,~,)· (2.63) 
Figure 2.10 shows the root locus of Eq. (2.63). The figure shows that simply 
closing the loop around the in~•erter output current makes the system poles move 
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(a) Inverter output voltage 
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Figure 2.6: Computer simulation resul ts of the inverter output voltage and current 
of the single-phase UPS system with 0.7 pf lagging load and the capacitor voltage 
employed as the feedback variable 
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Figure 2.7: Computer simulation results of the load (capacitor) voltage and loa.d 
current of the single-phase UPS system with 0.7 p£ lagging loa.d and the capacitor 
voltage employed as the feedback variable 
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(a) Inverter output voltage 
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Figure 2.8: Computer simulation results of the inverter output voltage a.nd current of 
the single-phase UPS system with unity power factor load and the capacitor voltage 
employed as the feedback variable 
(a) Capacitor voltage 
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Figure 2.9: Computer simulation results of the load (capacitor) voltage and load 
current the of single-phase UPS system with unity power factor load and the capacitor 
voltage employed as the feedback variable 
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(b) unrty pf load 
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Figure 2.10: Root locus of the increme~1tal dependence of the inverter output current 
due to incremental changes in the modulating signal 
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farther to the left of the left-hand side of the s-plane. resulting in stable closed-loop 
operation of the UPS system. 
However, selecting the inverter output current as the feedback variable creates a 
current source out of the power inverter. The single-phase UPS system can, therefore, 
be modeled as a current source feeding current into the parallel circuit comprising 
the filter shunt capacitor, C1, and the Rt- Lt load as shown in Fig 2.11. The model 
(•) (b) 
Figure 2.11: Circuit model of the single-phase UPS system with the inverter output 
current employed as the feedback variable: a) at the fundamental frequency of the 
modulating signal, b) at higher-order harmonics o[ the inverter output current 
shows that the filter shunt capacitor along with the load circuit constitute a parallel 
resonance circuit which, depending on the valae of Lit could resonate at one of the 
frequency components of the inverter output current. This case is likely to occur 
when the load power factor is closer to unity. This is due to the fact that the resonant 
frequency of the tank circuit becomes closer to the inverter switching fn .. -quency. 
In order to prevent resonance in the load circuit, an outer load (capacitor) voltage 
feedback loop can be incorporated to provide damping of any oscillations that may 
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occu r in the load circuit. However, in order to generate the reference waveform of 
the inverter output current, the load current must be sensed [58]. Therefore, to 
successfull y operate the UPS with inverter output current as the feedback variab le, 
an extra current sensor is required , making the system costly. Consequent ly, selecting 
the inverter output current as the feedback variable is overruled. 
2.5.3 Capacitor Current as the Feedback Variable 
The incremental change::~ in the capacitor current is given by 
!, (s) = l,(s) - i,(s). (2 .64) 
The open- loop transfer function relating the incremental changes in the capacitor 
voltage to incremental changes in the modldating signal is given by 
G· 8 _ ~c(8) _ l'dcs(s + ~) 
"( ) - m(s) - L (s' + (& + '!.!.)s' + (...l.._ + '!.!.!!!. + -'-)s + ~)· (2.65) 
f L1 1. 1 C1L1 L 1L1 C1 L1 C1L 1L1 
The root locus of Eq. (2.65) is depicted in Fig. 2.12. The figure shows that closing 
the loop around the capacitor current moves the system poles farther to the left 
of the left-hand side of the s-plane. Thus, employing the capacitor current as the 
fcedba::::k variable of the single-phase voltage-source UPS inverter would result in 
stable operation of the overall closed-loop system. 
Figure 2.13 shows the circuit diagram of the single-phase voltage-source UPS 
inverter employing the cap~citor current as the only feedback variable in the control 
circuit. AiLhough this control scheme would result in a sinusoidal capacitor current, 
it does not guarantee a sinusoidal capaci~or voltage. Non-sinusoidal load voltages are 
likely to occur in PWM power suppl ies where the inverter output voltage is a chopped 
(a) 0 .7 pf lagging load 
2000r------------------, 
Ill 1000 
-~ 
[ 0 
-~ 
s -1000 
············~· 
... · . . ........ ... . 
...... ... . · .. .. . ~ .. 
-2000~----------------~ 
-1000 -500 
Real axis 
(c) no load 
-500 
Real axis 
6!1 
(b) unity pf load 
2000r-------~----------· 
-~ 1000 
~ 0 . 
-~ 
s -1000 . 
-2oooL-~----~--~-----J 
-1500 -1000 -500 
Real axis 
Figure 2.12: Root locus of the incremental dependence of the capacitor current due 
to incremental changes in the modulating signal 
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Figure 2.13: Control of the single·phase UPS system employing the capacitor current 
as the only feedback variable 
DC voltage. Therefore, to ensure both sinusoidal .capacitor voltage and current, an 
outer capacitor voltage feedback loop is incorporated. 
2.5.4 The Proposed Control Scheme 
For successful operation of the single-phase voltage-source UPS system, a control 
scheme which consists cf an inner capacitor current loop and an outer capacitor 
voltage feedback loop is proposed. Figure 2.14 shows the proposed UPS system. 
T he principle of operation is as follows. The actual capacitor voltage is sensed and 
+ 2Vdc 
Figure 2.14: The proposed control strategy of the single-phase voltarre-source UPS 
system 
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compared with its reference waveform, - Vr cos ( Wr t ), to produce the error voltage 
Cvc· Cvc . is then passed th rough a proportional contro!ler to produce the error signal 
c.,. The latter is summed with the difference between the actual capacitor current 
and its reference waveform, Ir sin ( Wr t), to produce the error signal ec· ec is then 
condit ioned via a proportional controller in the current loop to produce the error 
signal e. The latter is compared with a fixed-frequency triangular waveform in a hard 
limiter. The resulting switching pattern at the output of the hard limiter is used to 
control the inverter switching devices such that the error between the actual capacitor 
voltage and current waveforms and their respective reference waveforms is reduced. 
The resultant control system configu rati. ~,l offers many advantages fo r UPS oper-
ation. The inner capacitor current loop provides an inherent peak current limit!: ~ the 
capacitor, which in effect acts to limit the high current surges at .the inverter output 
especially during "cold" start of the system. In addition, since the capacitor current 
represents the rate of change of the load voltage, the control scheme is capable of 
predicting and correcting near future variations in the loa.d voltage and thus provid-
ing fast dynamic response of the overall system. Furthermore, th<> outer voltage loop 
regulates the load voltage and ensurC':o that the load voltage closely follows its refer-
ence sinusoidal waveform with minimum steady-state error and low total harmonic 
distortion. 
The single-phase voltage-source UPS system shown in Fig. 2.14 is simulated to 
obtain various waveforms of the power circuit variables. Closed form solution of the 
power ci rcuit state variables within a switching interval (ON/OFF) were obtained 
using symbolic computation package, MAPLE (1 06, 107]. The closed form .solution 
and the control algorithm were employed to obtain the switching instants of the power 
switching devices. 
The fo!\ .' .vifig system parameters were used to obtain the \\'i\\'cflWill:o; of the \'ariuw< 
state variables of the UPS system shown in Pig. 2.1-i: 
kpc=1, kpu=l, Vde= 100.0 Volts , 
Z1=10.0 !1, at 0.7 pf lagging, 
L/=5.0 mH, 
M=0.9, 
C1=100.0f' l' , 
f>•\.0 kll". 
Figure 2.15 shows the inverter output voltage and current waveforms. The iJtV<.' rl.<'r 
output voltage waveform (Fig. 2. l5.a) shows that the control scheme produn•s a pul:>('-
width modulated switching pattern with constant switching frequency and variable_· 
duty cycle. The figure shows that the inverter output current (F ig. 2.15.b) is sinusoidal 
with superimposed high-frequency switching harmonics. 
The capacitor voltage waveform (Fig. 2.16.a) exhibits a nearly perfect sinusoid. 
The steady-state error in the capacitor voltage and its reference waveform can be 
significantly reduced by properly adjusting the controller gain (as will be shown in 
Section 2.6). 
The shunt capacitor current waveform (Fig. 2.16.b) shows that the instantaneous 
capacitor current is constrained to follow a reference sinusoidal waveshapc. The 
constant frequency nature of the control scheme, however, results in a wider instanta-
neous current variation around the peak values of the reference waveform. The ra11gc 
of current excursions is determined i)y the controller gains, switching frequency, ami 
the amplitude of the high-frequency carrier waveform. 
i 4 
(a) Inverter output voltage 
(b) Inverter o~.t~put current 
Figure 2.15: Computer simulation waveforms in the single-phase UPS system em-
ploying the proposed control !'=cbeme 
(b) Capacrtor Current 
Figure 2.16: Computer simulation waveforms of the capacitor voltage and current in 
the single-phase UPS system employing the proposed cont;ol scheme 
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2.6 Frequency Domain Analysis and D esign of 
the Proposed Scheme 
In Section 2.5.4, it was shown that the proposed rcal·time feedback control scheme 
comprising the inner capacitor current and the outer load voltage feedback loops 
resulted in successful operation of the single-phase UPS system. However, in order 
to obtain a control scheme that has fast dynamic response and small steady-state 
error, both feedback loops (the inner and outer loops) shol}ld be carefully designed. 
The design of the feedback loops will be carried out in this section. The following 
approach is followed, with the outer voltage loop open, the frequency response of 
the inner current loop is first examined and a proper compensator is selected. Then, 
with the inner current loop closed, the frequency response of the outer vo ltage loop 
is examined and an appropri ate compensator is selected. 
2.6.1 Frequency Domain Analysis of the Inner Current Loop 
The open-loop transfer function of the incremental variation in the modulating signal 
to incremental changes in the capacitor current is given by Eq. (2.65). Substituting 
the following system variables: 
L,= 5.0 mH, C,= 100.0 ~F, Rt= 6.65 0, Lt= 15 mH, V,,= 75.0 Volts, 
in Eq. (2.65) results in 
G. (s) = l 5 x LO' s (s + 406.25) 
" · ,, + 453.40 s' + 264.4 x to• s + 842.oo x to'· (2.66) 
The denominator of Eq. (2.66) is the characteristic polynomial of Gie(s), and its roots 
yield the open-loop poles of the system. The system has a real negative pole at 
PI = - 323.56, (2.67) 
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and a complex conjugate pole pair at 
p,,3 = q ±jw = -64.91 ± j 1611.80. (2.68) 
The roots of the numerator of Equation (2.66) yield the system zeros and they are 
located at 
z, 
0.0, 
-406.25. 
(2.69) 
(2.70) 
It can be seen from Eq:•ations (2.67) and (2.70) that the real negative pole of Gic(s), 
p1, is located in close proximity to the real negative z2 • Hence, this pole-zero arrange-
ment cancel the effect of one another and the system order can be reduced by one. 
The reduced-order transfer function is given by 
G;~(s) = 1.88 x 10' (s + 64.91): + 1611.802 ' (2.71) 
where the subscript r denotes a reduced-order transfer [unction. The resulting second-
order system has lightly-damped poles with damping ratio ( = 0.04. 
Figure 2.17 shows the Bode plot of the transfer function of the inner current loop 
at various loading conditions. The figure shows that the inner current loop exhibits 
a. band-pass filter- like characteristics. It can be seen that, irrespective of the load 
conditions, the magnitude of the capacitor current at very low frequencies is severely 
attenuated. This is due to the fact that the impedance of the capacitor is very 
high at low frequencies. Also, the magnitude of the current in the filter capacitor is 
attenuated at high frequencies. This is a result of the high impedance of filter series 
inductor at high frequencies, and hence the appreciable voltage drop across the filter 
series inductor. The figure also shows that the bandwidth of the inner current is not 
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Figure 2.17: Bode plot of the open~loop transfer function of the inner current loop at 
various loading conditions 
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affected by the load variations. However, for unity power factor loads, the system 
exhibits_ lower resonaiit. peak (23.68 dB ) due to the higher damping rat io introduced 
by the load resistance. 
2.6.2 Frequency Domain Design of the Inner Current Loop 
Figure 2.17 shows that the open-loop transfer func tion of the inner current loop -
irrespective of the system loading condition- crosses the zero dB line (unity gain) at 
a phase angle of± 90.0°. This translates into a theoretical gain margin of infinity and 
phase margin of 270.0° and 90.0°. Thus, the inner capacitor current loop possesses 
good stability measures. 
The closed-loop transfer function of the inner capacitor current loop for various 
loading conditions is shown in Figs. 2.18 to 2.20. The figures show that the inner 
current loop exhibits a near· unity gain over the range of 200.0 rad./sec (~ 32.0 Hz) 
to 10,000 rad.fsec. (~ 1600.0 Hz ) with the introduction of some phase error in the 
output signal. However, Fig. 2.19 shows that the loop gain is highest for 0.75 power 
factor lagging loads. 
In order to avoid excessive gain of the inner current loop and produce a system 
that is immune to switching noise, the bandwidth ~f the the inner current loop should 
not be too wide. Hence, the design of the inner current loop will be carried out for 
worst·case condition of 0.75 power factor lagging loads. 
The gain of the closed·loop transfer function of the inner current loop is designed 
to be nearly unity over the range of frequency of interest (w ~ 200 rad/sec up to 
approxiroately half the inverter switching frequency). The gain can be increased by 
using a proportional controller ( kpc) in the feed·forward path of the inner current 
so 
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Figure 2.18: Closed~loop frequency response of the inner current loop with no-load 
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Figure 2.19: Closed~ loop frequency response of the inner current loop with 0.75 pf 
lagging load 
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Figure 2.20: Closed-loop .frequency response of the inner current loop with unity 
power factor load 
s:J 
loop. The higher the value of kpc the closer the closed-loop gain will be to unity. 
On the other hand, very high values of kpc would make the loop bandwidth too wide 
and causes lhe system to become susceptible to high-frequency switching noise . A 
proportional controller of value kpc=2.0 is chosen. Figure 2.21 shows the closed-loop 
transfer function of the inner current with kpc=2.0. The closed-loop gain at half the 
inverter switching frequency is 0.94. 
2.6 .3 Frequency Domain Analysis of the Outer Voltage Loop 
The open-loop transfer function of the outer voltage loop is obtained in terms of the 
closed- loop transfer function of the inner current loop as 
(2.72) 
Substituting the value of Gicr and c, into Eq. (2.72), it can be shown that the 
open-loop transfer function of the outer voltage loop has three negative real poles at 
- 3.20 x 10\ -3.87 x 102 ,-61.75, and a negative real zero at - 3.70 x 102 • 
Figure 2.22 shows t he Bode plot of the open loop transfer function of the outer 
voltage loop. The figure shows that the loop has a phase margin of 74.0° and a gain 
margin of 87.1 dB. 
2.6.4 Frequency-Domain Design of the Outer Voltage Loop 
The steady-state error between the capacitor voltage and its reference waveform 
should be kept very small. One way of achieving this is, once again, to use a propor-
tional controller kpu whose value is greater than uni ty. Figure 2.22 shows that a high 
\·a.lue of the k,u shifts the system crossover frequency to higher values, thus reducing 
the available gain and phase margin in the outer voltage loop. 
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Figure 2.21 : Closed-loop frequency response of the inner current loop for 0.75 power 
factor load and k,.,=2.0 
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Figure 2.22: Bode plot of the open-loop transfer function of the outer voltage loop 
~t\ 
Figure 2.23 shows the effect of J..· , v on the steady state error between tlw L·ap<wih)r 
voltage and its reference sinusoidal waveform. The error was computed by carryiug 
out several computer runs for various values of 1.:11 11 with k,.,c=2.0. The ligure shows 
that the error decreases for increasing values of 1.:11 11 , and for k,v 2::: 2.i5. the error is 
less than 2.0 %. Thus kpv is chosen as 2.i5. 
2. 7 Comput er Simulation 
The closed-loop operation of the proposed control strategy shown in Fig. 2.14 was 
simulated to obtain various waveforms in the UPS system. The fo llowiHg system 
parameters were used: 
L1= 5.0 mH, C,= 100.0 p.F, R,= 6.5 n, £1=15 .0 mH, v,,= 75.0 Volts. 
Figures 2.24 to 2.26 show the simulation results of various waveforms of the pro-
posed UPS system with the selected values of the ~ontroller gains. Figure 2.25 show 
that the system requires only a quarter cycle (based on 60Hz frequency) to bring the 
system from 11cold" start to steady-state full -load operation. The figure also shows 
that the load voltage is a nearly perfect sinusoid with total harmonic distortion of 
0.85 %. 
2 .8 Experimental Results of the Proposed Sys-
tem with Linear Loads 
A prototype experimental module of the proposed UPS system was constructed in 
the laboratory to verify the operat ion of the control strategy. Toshiba giant insulated 
gate bipolar transistors (IGBT) modules (MG50H2YS1) were employed as the power 
switching devices. 
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Figure 2.23: Error in the magnitude and phase of the capacitor voltage with respect 
to its reference waveform 
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(b) Inverter output current 
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Figure 2.24: Time-domain simulation of the inverter output voltage and current of 
the proposed control scheme with kpc;;:2.0 and kpv;;;2. 75 
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Figure 2.25: Time-domain simulation of the capacitor voltage and current of the 
proposed control scheme with kpc=2.0 a.nd kJtt~=2.75 
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Fig1:.re 2.26: Time-domain simulation of the load current of the proposed control 
scheme with k"~2.0 and k,.~2. 75 
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Figure 2.27 shows the experimental waveforms of the inverter output voltage and 
current. The inverter output current (lower trace) was recorded by observing the 
voltage drop across a non-inductive current shunt of 10 m.O resistance. The upper 
trace shows that the inverter output voltage is a pulse-width modulated waveform 
with variable width and superimposed high-frequency harmonics. Figure 2.27 shows 
close agreement with the simulated waveforms of Fig. 2.24. 
Figure 2.28 shows the steady-state waveforms of the load (capacitor) voltage and 
load current. The figure shows that both the load voltage and current are nearly 
perfect sinusoids. The measured THO of the load voltage is 2.1 %. Figure 2.29 shows 
the inverter output voltage and load voltage. The figure shows that the voltage gain 
is 80% of the input DC voltage. This value is lower than the predicted value of 87 %. 
The discrepancy arises from the adverse effect of dead- or blanking-time intervals in 
the inverter output voltage. Higher voltage gains can be achieved by compensating 
for the effect of dead-time intervals [108H110j. Figure 2.30 shows the steady-state 
capacitor voltage and current waveforms. The figure shows that the capacitor acts as 
a trap for higher-order harmonics. 
The transient. response of the capacitor voltage and current from ''cold" start 
to full load is depicted in Fig. 2.31. The upper trace shows the capacitor voltage 
and the lower trace shows the capacitor current. The figure shows that the capacitor 
voltage takes about half cycle to reach steady state, indicating fast transient response. 
Figure 2.32 shows the system dynamic response for 100% step change in the load from 
no-load to full-load and vice-versa. The figure shows that the system exhibits very 
fast dynamic response with excellent load-voltage regulation and very little change in 
the load voltage at the point of applying or removing the full load. Thus, the control 
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Fi~re 2.27: Experimental waveforms of the steady-state inverter output voltage 
(upper trace) and current (lower trace) 
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Figure 2.28: Experimental waveforms of the steady-state capacitor voltage (upper 
tr&ee) and load current (lower trace) 
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Figure 2.29: Experimentc>J waveforms of the steady-state inverter output voltage and 
load voltage, upper trace: inverter output voltage, lower trace: load voltage 
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Figure 2.30: Experimental waveforms of the steady-state capacitor voltage and cur-
rent, upper trace: capacitor voltage, lower trace: capacitor current 
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Figure 2.31: Experimental waveforms of the trCLnsient response loa.d of the voltage 
from "cold" start to full-load, upper trace: load volta.ge,)~wer trace: capacitor current 
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Figure 2.32: Experimental waveforms of the dynamic response of the capacitor voltage 
for 100% step change in the ioa.d: a) 100 % application of the load, upper t:ra.ce: load 
voltage, lower trace: load current, b) 100 % removal of the load, upper trace: load 
voltage, lower trace: load current 
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scheme ensures a " H~. iff" load voltage. 
2.9 Experimental Results of the Proposed Sys-
tem with Non-Linear Loads 
The performance of the proposed UPS was examined for non-linear loads. The non· 
linear load was chosen as a full-bridge rectifier with R~C load at the DC side of the 
bridge rectifier as shown in Fig. 2.33. The load parameters were chosen as Rae = 
Figure 2.33: Schematic diagram of the proposed scheme with non-linear load 
10 !1, C,, = 2500 pF. 
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Figures 2.34 to Fig. 2.36 show the waveforms of the output voltage of the UPS 
syslern,, the output voltage of the bridge rectifier, the current drawn by the non-linear 
!oad from the UPS system, and the current drawn by the load at the output of the 
bridge rectifier for three values of the filter t:apacitor. The figures show that the 
input voltage to the bridge rectifier is somewhat distorted. However, the voltage 
waveshape improves with increasing values of C1. 
2.10 Summary 
A current-regulated voltage-controlled scheme for single-phase voltage-source UPS 
system was developed in this chapter. A general model of the single-phase UPS 
system was first established using state-space representation. 
Using Fourier series approach, the discont.inuous forcing function in the system 
state-spa.ce representation was replaced by its Fourier series components. Two time-
continuous models (the low-frequency and high-frequency models) were derived and 
used to select optimum filter parameters for the power circuit. Based on the normal-
ized rating of the filter inductor and capacitor, the attenuation in the fundamental 
component in the inverter output voltage, and the total harmonic distortion of the 
load voltage, optimum filter parameters of X11m= 0.18 pu1 and Xcfm = 2.5 pu were 
selected. 
In order to examine the dynamic behaviour of the system, a linear small-signal 
dynamic model was derived from the low-frequency model using perturbation and 
small-signal approximation. The small-signal dynamic model was then used to as-
sess the inc;emental dynamics of the power circuit and examine tile stability of the 
feedback system using the root-locus technique. It was shown that choosing the load 
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Figure 2.34: Experimental waveforms of the proposed scheme for non-linear loads 
with C/=100.0 pF: a) upper trace: Vc, low\:r trace: ictc, b) upper trace: Vc, lower 
trace: it 
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Figure 2.35: Experimental waveforms of the proposed scheme for non·linea.r loads 
with c,=600.0 JlF: a.) upper trace: Vc , lower trace: itk, b) upper trace: Vc, lower 
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Figure 2.36: Experimental waveforms of the proposed scheme with C,=900.0 llF: a) 
upper trace: Ve, lower trace: i4e1 b) upper trace: ve, lower trace: it 
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(capacitor) voltage as the feedback variable in the control circuit results in an oscilla-
tory behaviour of the UPS system. However, choosing either the capacitor or inverter 
output cu rrent as the feedback variable in the UPS system produces stable opera-
tion. Selection of the inverter output current as the feedback variable was overruled 
because of possible harmonic instability in the load circuit or t.he need for an extra 
load current sensor. Hence, the capacitor current was chosen as the feedback variable 
for stable operation of the single-phase UPS. An outer voltage feedback loop was 
incorporated to ensure successful operation of the UPS system and obtain sinusoidal 
load voltage which faithfully tracks its reference signal. It was shown that propor-
tional controllers in the feed-forward path of both the inner and outer feedback loops 
were sufficient to produce well-regulated, nearly-perfect sinusoidal load voltage, and 
excellent dynamic performance of t·he UPS system. 
Experimental results from ~ laboratory prototype module for both linear and 
non-linear loads were presented. The results for the linear loads agreed well with the 
simulation results and the theoretical results obtained from the derived models, thus 
validating the analytical procedures. The results With non-linear loads show that the 
proposed scheme is compatible with non-linear lo.ads. However, higher values of the 
filter capacitor are required to provide low THO. 
Chapter 3 
The Three-Phase Voltage-Source 
U ninterruptible Power Supply 
System 
This chapter deals with the modeling and analysis of the three-phase voltage-source 
UPS system with the proposed control strategy presented for the single-phase UPS 
system. At the onset, a general model of the three-phase UPS power circuit with 
the input DC filter dynamics taken into account is developed. Employing the Fourier 
series technique, an averaged low-frequency time-continuous model is derived from 
the general model. In order to cope with the time-varying nature of the system 
matrix, the system variables are transformed to a rotating fr<..me of reference using 
the forward-backward transformation. The result is a time-invariant, but non-linear 
model of the three-phas<. UPS power circuit. 
Perturbation and small-signal analysis technique are used to develop steady-state 
and dynamic models of the power circuit. in the rotating frame of reference. The 
steady-state equations represent the nominal operating condition around which the 
small-signal model is derived. The small-signal model is employed to obtain transfer 
functions relating the incremental variation of the power circuit state variables to 
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incremental changes in the control signal. It is showr., through pole-zero maps and 
root-loc!Js analysis, that the control scheme proposed for the single-phase UPS system 
results in stable operation of the three-phase UPS system. Computer simulation of 
the three-phase UPS system along with experimental verification of the proposed 
three-phase UPS system are presented in the chapter. 
3.1 General Model of the Three-phase UPS Cir-
cuit 
Figure 3.1 shows the power circuit of the three-phase voltage-source UPS. It consists 
of a second-order DC input filter (L~-Cd), a three-phase full-bridge voltage-source 
inverter, a second-order AC filter (LrCJ), and a balanced t hree-phase r1 - l1 load. 
The input filter is employed to ensure a smooth DC voltage at the input of the power 
inverter. From Fig. 3.1, the current drawn from the input DC source is given by 
(3.1) 
id is obtained in terms of the switching functions as 
(3.2) 
where, for example in inverter leg of phase a, S; = 1 when Sa is ON (i.e., s: is OFF) 
and s; = 0 when Sa is OFF (i.e., s: is ON). Similar conditions apply for inverter 
legs of phases b and c. 
The current ied is given by 
. C dv, 
led= ddt· 
Substituting Eqs. (3.2) and (3.3) into (3.1), yields 
c dv, · (S' · + s· · s· · ) ddt = f, - 11 lia ()lib + e l;e . 
(3.3) 
(3.4) 
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Figure 3.1: Three-phase UPS circuit 
One more differential equation can be written for ~he DC side as 
L di , (R . ) , Tt = Vdc- ,t, + Vd , (3.5) 
where R, is the resistance associated with the DC inductor. 
The following differential equations can be written for phase a on the AC side of 
the inverter: 
(3.6) 
(3.7) 
lOi 
(3.8) 
Simi larly, the governing differential equations for phase b can be written as 
di;b . L, d! + ,,.R, s; Vd - Vebn - Vngl (3.9) 
dilb . (3.10) it """""it+ ltbTf Vcbn, 
C dvdn 
'd! icb = i;c- itb· (3.11) 
A;1d, for phase c 
di;e . R 
Ltdt +lie f s; Vd - Vccn - Vng, (3.12) 
di1c . (3. 13) ltdt + a1cr1 Vcc-n. 1 
C dvecn 
'd! icc== iic- itc• (3 .14) 
Summing Eqs. (3.6), (3.9), and (3.12), the voltage v., is obtained in terms of the 
sta: o.s of the power switches as 
"·• = T(s; + s; + s;). 
Equation (3.15) was obtained assuming a balanced three-phase load; i.e., 
Vean + Vcbn + Vccn 0, 
o. 
(3.15) 
(3.16) 
(3.17) 
Substituting Eq. (3.15) into Eqs. (~.6), (3.9), and (3.12), results in the following 
equations: 
v,(s;- ~(s; + s; + s;))- """' 
"' (S; - ~ (s; + s; + s;n - v,,., 
v,(s;- ~(s; + s; + s;))- "=· 
(3.18) 
(3.19) 
(3.20) 
lOS 
The system equations can be written in a statt.'-spac,• representation as 
(3.21) 
i. e., 
_ & _ _!_ 
Zia 
Lt Lt 
0 
" 
l 
ila. 
,, ,, 
l _ _!_ 0 
vf<l" Cj c, 0 0 _& _ _!_ t;b Lt t' itb 0 0 -" y ,, v.~n ' 0 Cj - c; 
t;c 0 0 _& _ _!_ 
i~.; Lt Lt 0 0 0 
-" 
l 
Vccn l 
,, ,, 
0 0 _ _!_ 0 i, Cj c, 
;,, 0 0 0 
_£ s· _£ 
-= c, c, c, 
5~-t(S:+Sk+S; ) 
Lt i;a 
0 h:. 
0 Vc"n. s~ -!(S:+s;+s;) 
iib Lt 
0 itb 
0 Vcbn + Vde· (3.22) 
s; -~(s:+s~ +s:J i ;c 
Lt ilc' 0 
v,~ 
_&. i, .L 
_.L L, 
_f_• L, v, 0 
c, 0 
For simplicity, the product term B e is evaluated and denoted by the vector u. 
Equation (3.22) ca.n be solved to obtain the exact solution for the system state 
VariableS at any instant in time provided the SWitching fUflCtiOflS s: I s; I s; are de-
fined. It, therefore, represents the general state-space model of the three-phase UPS 
and can be solved numerically to obtain various waveforms in the power circuit. In 
l09 
t his thesis, however, an analytical approach is preferred since it leads to models which 
can be I,!Sed to investigate the performance of the three-phase UPS system using well-
established techn iques. The details of developing these models are presented in the 
next section. 
3.2 Low-Frequency Model in the Stationary Frame 
of Reference 
For an inverter switching frequency much higher than that of the modulat ing signal, 
the discrete switching functions s;' s;' and s; can be approximated by their corre-
spending time-average functions (i.e. duty cycle) , da., d111 and de, which are described 
as (Eq. (2.18)) 
d. 
m cos(wt) + 1 (3.23) 2 
d, 
mcos(wt - 1.!o)+ l (3.24) 2 
d, mcos(w t+T) + l (3.25) 2 
Replacing the discrete switching functions by thei r corresponding average values, 
Eq. (3.22) can be written as 
X= Ax+ u, (3.26) 
or, 
i , 
_ & 
c, 
0 
..L 
c, 
0 
'" - ~~ 
- Ci 
0 
0 
0 
0 
0 
_..!... 
c, 
1 
~ 
0 
-'" i 
- c, 
0 
0 
0 
_& 
1: 
c, 
_..L 
c, 
1 ,, 
0 
_lit_ 
c, 
0 
..L 
c, 
0 
0 
0 
mco~wl -l!.)+l 
2C, 
~ 
'"' i;<l 0 
0 i1a 
mcos(wt-T) "~· 
n, iib 
0 itb 
0 v,., 
meos( .... t+ll!.) 
iic n, it.; 0 
v,= 0 
i, 
_..!... 
L, Vd 0 
+ 
_..!... 
c, 
1 ,, 
0 
0 
0 
0 
0 
0 
0 
0 
0 
0 
""" L, 0 
_& 
c, 
0 
..!... 
c, 
0 
110 
_ mcoo(wl+l..'!.J+! 
2C, 
(3.27) 
Equation (3.27) describes the general state-space averaged model of the three·phase 
UPS system. The following can be deduced from the equation: 
l. if the inverter input filter is neglected, Eq. (3.27) reduces to [I ll] 
_!!.t_ 
LJ 
0 
I 
c, 
0 
i; ... 
it ... 
"~· 
i ;b 
itb 
""· i;e 
i1c 
Vren 
+ 
_ .L 
LJ 
l ,, 
0 
mVdcCOSWt 
n , 
0 
0 
71'1. V,f~ CO!I(Iol t- 2f) 
n , 
0 
0 
m vd~ co1(wt - 'i,f) 
n, 
0 
0 
_.L 
Lt 
l ,, 
0 
_.L 
Lt 
l ,, 
0 
Ill 
(3.28) 
Equation (3.28) shows that the system has controlltJ sinusoidal forcing func-
tions whose amplitudes are given by the product of the modulat ion index m 
and the input DC voltage Vdc· For a maximum modulation index of unity, the 
inverter output has a maximum line-to-line voltage of¥ Vde· 
2. the A matrix in Eq. (3.28) is time-invariant. 
3. Equation (3.27) shows that phase interaction~ exist if the input filter is taken 
into account. Equation (3.28), on the other hand, shows that the state variables 
of the three phases are completely decoupled if the input filter is neglected and 
balanced three-phase load is assumed. For this case, the three-phase system can 
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be analyzed on a per-phase basis, similar to the analysis presented in Chapter 
Two. 
3.3 Low-Frequency Model in the Rotating Frame 
of Reference 
Upon examining Eq. (3.27) , it can be seen that the system matrix is time-varying. 
The time-varying nature of the system model makes it difficult to obtain a closed-
form solution for the system state variables. However, this difficulty can be overcome 
by transforming the system variables to a rotating frame of reference which is syn-
c;hronized and in-phase with the modulating signals. 
The transformation to the rotating frame of reference is achieved by using the 
forward-bacbYa.rd transformation [112]. The state vector in the rotating frame of 
reference, Xr, is related to its counterpart in the stationary frame of reference by the 
transformation matrix T such that 
Xr = Tx. (3.29) 
Similarly, the input vector in the rotating and stationary frame of reference i!.i related 
by 
Ur = Tu. (3.30) 
The state and input vectors in the stationary frame of reference can be obtained from 
Eq. (3.29) and (3.30) by post-multiplying the corresponding equation by the inverse 
of the transformation matrix T-1 ; i.e., 
X 
u 
(3.31) 
(3.32) 
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The forwu.rd-backward transformation matrix T and its inverse T-1 are given by: 
eJ'"'t 
l 
eJ'"'t 
7J eJ"'t e -JWI T 
e - Jw! 
e - J<o~t 
e-JWt 
e-J(wt - 120) 
l T-' 7J e-J(wl+120) 
eJ<~t-~) 
eJ( ... t-:lfl 
e - J(wt - .ifl 
e-J(wt-lf) 
l 
I 
0 
0 
c-J(<o~t+-¥-l 0 0 
e-JWt 
e-1(~t-t20) 
e-1(<o~t+t20) 
v'3o 
ova 
e - ;wt 
e-1(wt-no) 
e-1(wt+l20) 
eJ(wt-lf) 
e - J (wt-¥1 
(3.33) 
e""' 
eJ(wt+t20) 
•""' 
e;(wt- 1'20) 
eJ(wt- 120) 
eJ{,..t+t20) 0 0 
v':l 0 
ov'3 
Il-l 
(3.:H) 
The system state variables in the rotating frame of reference are obtained by 
substituting Eq. (3.33) into (3.29), giving 
i;o 
ito 
VdJ 
i ;F 
iia + i;b + i;c 
it .. + ilb + i~c 
Vcan + Vcbn + Vccn 
i;aeJ'"'t + i;beJ(wt -ifj + i;ceJ(wt+~ l 
itae1'"'1 + itbeJ(wt -'if j + i~ceJ(<o~t+2fl itF 1 
VoF =73 Vcane1 '"'1 + Vc1Jne1 (wt -1f'J + VceneJ(wt+1f ) (:3.35} 
i;B 
itB 
Vc:FJ 
i, 
v, 
i;a e - ;r..~t + i;b e-J( .... t -ifl + i;e e-;(wt+ ~) 
itne -J<.~! + it&e-J("'t-¥1 + itce-J("'t+~) 
Veane-J~o.~t + Vcbne-J(wt-1f"j + Vc:.;ne-J(wt+lfl 
.j$i8 
v'3v, 
where the subscripts F and B represent the forward and backward components re-
spectively. 
It can be seen from the 101h and 11th rows of Eq. (3.35) that the DC state variables 
i., and Vd. are not affected by the transformation. 
Similarly, the input vector in the rotating frame of reference is given by 
u, = [ o o o o o o o o o ~ or. (3.36) 
The system state-space equations in the rotating frame of reference are obtained 
by substituting Eqs. (3.31) and (3.32) into (3.26) to give 
d -1 dt(T x,) 
('iT 1 x, + r 1 ic, 
(A r 1 - (Tt1 ) x, + T - 1 u,. 
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(3.37) 
(3.38) 
(3.39) 
Post multiplying Eq. (3.39) by T , the system state-space equations in the rotating 
frame of reference can be written as 
(3.40) 
where 
A, = T AT- 1 - T (Tt1 . (3.41) 
The system matrix in Eq. (3.40) , Ar , is obtained by substituting the A matrix from 
Eq. (3.27) and the transformation matrices T and T - 1 from Eqs. (3.33) and (3.34) 
respectively into Eq. (3.41). 
The system state-space equation in the rotating frame of reference is obtained 
from Eq. {3.40) as 
_& _.L 
ljQ Lt r, 
0 !l. ito 
'I ~ 
v.., .L 0 c, -Cj 
iiF 0 0 -~ +;w I 
-Li 
itF 0 -~ + JW l ,, 
VcF .L _.!_ JW 
iiB 
c, c, 
0 0 0 
its 0 0 0 
V;s 0 0 0 
'· 0 0 0 0 iJ, 
_,&, -~ 0 4C, .c, 
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i;o 
i/0 
,&, 
""' 
<Lt i;F 
0 i/F 
-~ - JW I ,&, VcF + 
-Lf <Lt i;s 
0 -~- JW l 0 i1s ,, 
I / 
-JW 0 v,s c; - Cf i, 
""' 0 0 0 _ & --'- L, 
-~ 
L, L, 
J v, 0 _l_ 0 .c, c, 
(3.42) 
B~uation (3.42) was computed using the symbolic computation package MAPLE 
[106, 107]. The Equation shows that the system model in t he rotating frame of 
reference is time-invarian~ . 
For a balanced three··phase load, the zero-sequence component of the state vari-
ables are zero, and the system equations can be represented by the equation 
(3.43) 
where the subscript TT denotes the reduced order in the rotating frame of reference. 
Equation (3.43) can be rewritten as 
r ::; 
-~ +;w I 
- ft 
0 -~ + JW ~ 
_l_ _ _l_ JW V,F c, c, 
~iB 0 0 _!!J. - JW _ _l_ Lt ILt 
its 0 0 - ~-~JW ~ 
Vcs 0 I - JW c; c, 
I, 0 0 0 
"' 
-~ ,&, 
.c, 4C, 
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-Lhl 
i;F 
'"' 0 itF 
0 V,F 
£otm. i;s 4LJ + (3.44) 0 i,a 
0 v,e 
_& _ .L i, 
""" 
' L, L, 
L, 
c.; "' 
0 
Upon examining Eqs. (3.22) and (3.44), it can be seen that through the averaging 
of the switching functions and the transformation of the state variables to the ro-
tat ing frame of reference, the discont inuous model of the system (Eq. (3.22)) has 
been approximated by a state-space averaged model that is continuous and time-
invariant (Eq. (3.44)). However, the resulting system state-space averaged model is 
non-linear. This is evident from the presence of the terms "1~~- .. , 4c;·e, and ~ 
in Eq. (3.44). Thus, to solve for the system steady-state variables and obtain an an-
alyt ical model which describes the system dynamic behaviour, the system model has 
to be linearized. 
3.4 Linearized Model in the Rotating Frame of 
Reference 
The system model given by Eq. (3.44) is linearized by using the perturbation tech-
nique and small-signal approximation. The state variables are perturbed around their 
nominal operating point, and are represented by 
Xrr = X rr + Xrr ; (3 .45) 
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i.e., 
iiF [ f;F ~iF i/F [IF ltF 
v,F V,F v~F' 
i;s y + -~_iB i1B ''" v,. Via iJ;a i,~ I;, t;, 
v, v, 
·Lid 
(3.46) 
where the upper case letters denote nominal values and liF, 11F , . denote small 
excursions from the nominal operating poinl. 
Similarly, the perturbed model for the modulating signal, the input DC source, 
and the load circuit , rt -It are given respectively by: 
L, + i,. 
Substituting Eqs. (3.46) to (3.50) into Eq. (3.44) gi,·es 
l; j+t,, -~+;w -~+Jw 
.--t 
0 __!.._ ! If +ill 1 L1+11 
¥.:1 +Vcj _.L JW c; c, 
l;b+ lib 0 0 -L;- -;w 
dt Iu,+itb I : 0 Vcb+iicb 1 I, +i, c; -""~"+"•) 0 Va +Va _../3CM+ml 
4C, 4C, 
(3.47) 
(3.48) 
(3.49) 
(3.50) 
-~-)W 
1 
- c, 
0 
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Jj(Af+rill 
lij +iij <LI 
0 /IJ+itj 
0 Ve1 +Vel 
../3!M+ffl) l;b+ iib 
' 
<L, 
ftb+iu. + (3. -51) ~ 0 Veb + V~b 
- JW fs+i8 ~ 0 _& 1 L, 1• - r, Vd+Vd 0 
c, 0 
An approximate representation of Eq. (3.51) can be obtained by assuming that the 
perturbation is sufficiently small so that higher-order and cross-product (non-linear) 
terms of the small-signal variables can be neglected. For example, the-element (2,2) 
of the system matrix in Eq. (3.51) can be approximated as, 
(3.52) 
(3.53) 
(3.54) 
Also, the first term of the right-hand side of the last row of Eq. (3.51) can be approx-
imated as 
(3.55) 
Applying this linearization approach to all the elements of Eq. (3.51) and noting 
that the derivative of the nominal qL'antities (~, ~ ... ) are zero, the resulting 
approximate equation can be represented in general form as 
where , 
-~+Jw 
_&+;w 0 l.~..L J... 
c, c, 
0 0 Au = 
0 
0 
0 
,&M. 
4C, 
Au= 
--'-
,LI 
L, 
;~· 
¥t t. , 
0 
0 
0 
' -r.; 
0 
-~ - )W 
0 -~~JW 
J... c, 
0 
__ :il.M_ 
.c. 
l!t 0 
0 .o 
0 0 
0 0 
1 
-Lr 
0 
0 
0 
- c; 
0 
0 0 
0 
--'-LJ 
' L, 
-;w 
0 _& L, 
J... c, 
l20 
_J... 
L, 
0 
(3.57) 
(3.58) 
(3.59) 
(3.60) 
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Adc = [ 0 0 0 0 0 0 -f:; 0 ]T. (3.61) 
Equation (3 .. 56) is the general linearized model of the system in the rotating frame of 
reference. It is used to obtain the low-frequency analytical models for the steady-state 
and dynamic analysis of the three-phase UPS system. 
3.5 Steady-State Model and Analysis 
The low-frequency steady-state model of the three-phase UPS system is obtained 
by setting al l the perturbations in Eq. (3.56) (i.e. rh, T11 i,, Vdc 1 Xrr , in) to zero. 
Equation (3.56) reduces to 
or, 
-L;-+;w 
0 
' c, 
0 
_,& + JW L~.L 
c, 
r., 
Lo 
0 
0 
0 
0 
=0. 
' 
-fi 
L, 
JW 
-~ -;w 
0 
_l_ 
c, 
0 
_iiM. 
<C, 
_.fu- JW L~..L 
c, 
0 
(3.62) 
(3.63) 
!2:! 
The steady-state variables in the rotating frame of reference are obtained fl'Om Eq. (3.6J) 
X ., = - (A ,.)- 1 U.,. (3.64) 
Assuming that the resistances associated with the filter inductors are sufficient ly small 
such that they have a negligible effect on the steady-state variables of the system , 
the stea.cly-state variables can be approximated by setting R3 , and R1 to zero in 
Eq. (3.64). The approximate steady-state variables are given by 
K (Rt + ;(Rf(if- x~,) + Xt (l + ~- -/;j- '¥;;;-) + Xt.l)) 
J;F S< 
S((Rt - ¥c7 )2 + (XLI+ Xt - ~ )2) 
(3.65) 
ls ~ I<(R! -J(RH*'- *'")+Xt(l +~-~-~)+XLI)) 
S((Rt- ¥c7)2 +(XLI+ Xt- ~)2) 
(3.66) 
hF S< K(Rt - ¥c7 + J(XLI + Xt-~ )) (3.67) 
S((Rt - ¥c7- )2 + (XLI + Xt - ~ )2 )' 
hs "' 
K(Rt- ¥c7-1(XL1+Xt-~)) (3.68) 
8((R,- ¥c7l'+ (XLI+X, - ~)')' 
~F "' 
K(R1 + X,' + x, XLI - W(R1 +X,')+ J R,XLI) (3.69) 
8((R1 - ¥c7)' +(XLI+ X,-~)') 
Ycs S< K(R1 + x,' + x,xLI- Wrm + xn- JR,xLI) (3.70) 
8((R1- ~~)'+(XLI+ X,-~)2 ) 
I, S< 3M2 ~'dcRt (3.71) (Rt - ¥c7) 2 +(XLI+ X,- ~)2' 
v, S< Vde, (3.72) 
where 
K = 2VJMV," (3.73) 
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and the X's represent the reactances at the angular frequency of t~r: modulating 
signal. 
In contrast to the numerical solution approach, Eqs. (3.65) to (3.72) give the 
closed-form solution of the low-frequency components of the circuit variables in terms 
of the circuit parameters, the input DC voltage, and the modulation index. Equa-
tion (3.71) can be used to design the input DC filter inductor since most of the high 
frequency ripples reflected by the inverter switching on the DC side will pass through 
the capacitor on the DC side of the inverter. 
The system steady-state variables are not only used to determine the ratings of 
the power filter and the switching devices, they represent the nominal operating point 
for determining the dynamic response of the system. 
3.6 Small-Signal Dynamic Model and Analysis 
The small-signal dynamic model of the system is obtained from the general linearized 
model of Eq. (3.56) by setting all the terms with steady-state variables to zero. The 
resulting equation is obtained as 
The second term of Eq. (3.74) accounts for the effects of the small-signal variations 
in the control signal. Similarly, the third and fourth terms represent the effect of 
the variation in the load, while the fifth term accounts for the small variation in the 
DC input voltage. Thus, Eq. (3.74) gives the relationship between the incremental 
changes in the system state variables (Xn) due to incremental changes in the control 
signal, the load, and the input DC voltage. 
12-l 
Since Eq. (3.74) is linear, the superpo.:;ition theorem can be applied to examint• 
the dyn~mic response of the system to any of the above-mentioned disturbances. F~~~­
example, the small-signal dynamic model of the system due to small variation in \.he 
control signal can be obtained from Eq. (3.74) by substituting i1 = i-1 = iic~c = 0. The 
resultant small-signal AC model is given by 
(3.75) 
which on substituting for Ass, Am, and Xrr fl'om Eqs. (3.57), (3.58) , and (3.64) can 
be rewritten as 
l;F -~ +JW 
0 -~ + JW !IF 
~cF -L _ _L c, c, 
liB 0 0 
!IB 
ii_cB 
~· 0 ,/'iM_ ;;, 4C, 
,/'iM_ 
<L, ~if" 
0 ltF 
0 VcF 
,/'iM_ ~iB <LI + 
0 .,. 
0 i~ts 
_& _ _L 
'• 1: L , 
c, 0 ;;, 
_ _L 
Ll 
_!_ 
L, 
+;w 
-~- JW 
0 -~- JW 
I _l 
c, c, 
0 0 
,/'iM_ 
4C, 
ilY. 
1 
4Lf 
0 
0 
ilY. 
<L, m. 
0 
-~(/;~ + l;s) j 
I 
- Lj 
_!_ 
L, 
-;w 
0 
(3.76) 
The transfer function of the incremental variation in the control to the incremental 
change in the state variables is obtained by taking the Laplace transform of Eq. (3.75) 
and rearranging the resulting expression to give 
x.,(s) ( I A )-1 A X 
m(s) = s - .. m '" (3.77) 
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where I is the identity matrix and sis the Laplace operator. 
Equation (3.77) shows that the location of the system poles and zeros in the s-
plane are dependent on the steady-state operating point of the system state variables, 
the system parameters and the nominal value of t he modulation index, M. 
The magnitude of a generic state variable, y, in the rotating frame of referen<::e 
is obtained f~om its forward and backward component using the general relationship 
[112] 
2 
Jy] = 7Jv'YFYB· (3.78) 
The amplitude of the capacitor voltage, V.: 1 is obtained in terms of its forward and 
backward components by replacing the forward and bad~ward components of the 
generic variable y in Eq. (3.78) by the corresponding component of the capacitor 
voltage Vc, as 
2 
v, = 7J Jv,p v,8 , (3.79) 
where the variables Vc , V.:F 1 and VcB ar~ represented by their small-signal variations 
around their nominal operating point as 
u, 
u,p 
v,s 
Ve + t\! 
YcF + ii.:F1 
Yes + il.:B· 
(3.80) 
(3.81) 
(3.82) 
Substituting Eqs. (3.80) to (3.82) into Eq. (3. 79), and obtaining the first-order ap-
proximation of Eq. (3.79) using Taylor's expansion gives 
l:W 
The incremental variation in the amplitude of the capacitor voltage in terms of the iu-
crementalchange of its forward and backward components is obtained fro1 n Eq. (3.8:!) 
as 
(:1.8•1) 
The transfer function of the incremental changes in the control to the amplitude of 
the capacitor voltage is obtained as 
Equation (3.85) shows that the transfer function of the incremental changes of control 
to the amplitude of the capacitor voltage is composed of the transfer function of 
incremental changes of control to both the forward and backward components of the 
capacitor voltage. The values for YcF and Ycs are obtained from Eq. (3.69) and 
Eq. (3.70) respectively, and are expressed as: 
where the phase angle ¢"c is defined by 
I V,F I ,, •• ,, 
v,. I .-,..,, 
¢ _ tan_ 1 RtXIJ 
vc- Rf+Xl+XtXt.J-~(Rf+Xl). 
Substituting Eqs. (3.86) and (3.87) into (3.85) gives 
G.,(•) ~ ~(e->""' V~F(8) + e'•"' 1i:a(sJ). 
y'3 m (•) m (•) 
(3.86) 
(3.87) 
(3.88) 
(3.89) 
The transfer functions ~ and ~ are obtained from the third and sixth rows of 
Eq. (3.77). Due to the complexityofthe analytical expression of Eq. (3.89), numerical 
values of the system parameters are used to obtain the transfer function ~· 
The open-loop transfer function is expressed in the form 
~, (s) = G,,(s) = G:,l••m)(s) , 
m(s) c.,,, .. )(s) 
where Gvc(num)(s) and Gvc\~~n )(s) can be written in the form 
Gvt(num)(.s ) = kt ((.s + 0:1)2 + w~1 )((.s + O.z3 )2 + w;3) X 
((s + a,,) 2 + w;, ), 
((s + a,J)' + w;,) ((s + a,3 ) 2 + w;,) x 
12i 
(3.90) 
(3.91 ) 
((s + a , ,)' + w;,) ((s +a,,)' + w;,). (3.92) 
Equation (3.92) shows that the incremental dynamics of the capacitor voltage due 
to ,3cremental chang~s in the modut '.tion index in the three-phase UPS system is 
described by an eighth-order transfer function. Matlab, [113], was used to determine 
the location of the system poles and zeros for the system parameters: 
L1 = 5.0 mH, 
L, = 10 mH, 
c, = 100 pF, 
C, = 5000~F. 
Vdc = 160 volts, 
M = 0.9. 
Figure 3.2 shows the pole-zero map of the transfer function of Eq. (3.90) for a 
load of Z/ = 10 n ·~t 0.7 power factor lagging. ' The figure shows that one of the 
system complex pole pairs (p1 - pz) is located in very close proximity to a complex 
zero pair (z1 - z2). The effects of these complex pole-zero pairs cancel and result in 
negligible contribution to the overall transfer function of the incremental changes in 
the capacitor voltage. Also, the complex pole-pairs P3 - p4 and P7 - pg are placed 
relatively close to the complex zero pairs z3 - z4 and z5 - z6 respectively. The effect of 
this complex pole-zero arrangement on the overall dynamic behaviour of the system 
cancel out. As a result1 the transfer function can be reduced to a second-order system 
128 
-400 -250 -200 -150 
Real Axis 
Figure 3.2: Pole-zero map of the open-loop transfer function of the capacitor voltage 
for Zt = 10.0 0 at 0.7 power factor lagging load 
129 
k, 
Gm(s) = ((s + a,,)' + w;,)' (3.93) 
where the subscript r denotes the reduced-order transfer function. 
The gain k2 in Eq. (3.93) is determined such that the final value of the system 
response to a step input is the same for the full-order transfer function (Eq. (3.90)) and 
the reduced-order transfer funct ion. Using the final-value theorem, k2 is determined 
(3.94) 
where Wzln 1Wz3n , Wrs,1 ,wpln ,WpJn. and Wpj n are the natural frequencies of the complex 
zeros z1 to z6 , and poles p1 to p4 and P6- p1 respectively. Equation (3.93) shows that 
the behaviour of the incremental change in the capacitor voltage due to incremental 
changes in the control signal is governed mainly by the lightly damped dominant 
poles, Ps and Ps· 
Figure 3.3 shows the pole-zero map of the transfer function for a. load of Zj = 10 n 
at unity power factor. The figure shows that aU the system poles and zeros have been 
shifted farther into the left-hand side of t he s-plane indicating higher damping ratio. 
This has the effect of faster damping of the system oscillations. The figure shows 
pole-zero cancelation carried out for the 0. 7 power -~actor lagging load is valid under 
various load variation. 
Figure 3.4 shows the Bode diagram of the open-loop transfer function of the 
capacitor voltage dong with its experimental verification. The figure was obtained 
for the following system parameters: 
Vdc = 140 volts, 
C, = 100 pF, 
L, = 10 mH, C, = 5000pF, 
M = 0.9, z, = 17.0 !l at 0. 75 pf lagging, 
L1 = 5.0 mH, 
F,= 4.0 kHz. 
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Figure 3.3: Pole-zero ma.p of the open-loop transfer function of the capacitor voltage 
for Zl = 10.0 {l at unity power factor load 
l3l 
The figure shows close agreement between the predicted and experimental resul ts 
especially at low frequencies: and val idates t he analysis procedures presen ted. The 
discrepancy between the predicted and experimental results at high frequency is ex-
pected sine~ the small-signal model becomes inaccurate at frequencies higher than 
half the switching frequency. 
3.7 Incremental Dynamics in the Three-Phase UPS 
System 
In Chapter Two it was shown that using the capacitor current and voltage in an inner 
and outer control loops results in stable and improved performance of the single-phase 
UPS system. In this section, the incremental dynamics of the capacitor voltage and 
current based on the forward-backward t ransformation are developed and used to 
examine the dynamic behaviour of the ihree· phase UPS system. 
3.7.1 Incremental Dynamics of the Capacitor Voltage 
The root·locus method is employed to examine the stability of the closed· loop opera-
tion of the system. The root· locus plots of the incremental dependence of the capaci· 
tor voltage on the incremental variation in the modulat ing signal for 10% perturbation 
in the control signal (ih) around the nominal value, M, are shown in Figs. 3.5 and 
3.6 for two sets of load parameters. The figures show that by simply closing the 
loop around the capacitor voltage, the dominant complex pvle·pairs move parallel to 
the imaginary axis of the s·plane as the modulation index changes. However, this 
excursion is periodic, and depends on the system parameters and the nominal value 
of the modulation index. This results in a lightly damped 1 scillating load voltage. 
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Figure 3.4: Experimental verification of the frequency response of the open·loop 
transfer function of the capacitor voltage for Zt=l7.0 !1 at 0.75 power factor lagging 
load 
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Figure 3.5: Root locus of the incremental change of the capacitor voltage due to 
incremental variation in the modulating signal for z, = 10.0n at 0. 7 power factor 
lagging load 
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Figure 3.6: Root locus of the incremental change of the capacitor voltage due to 
incremental variation in the modulating signal for zl = lo.on at unity power factor 
load 
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The excursion in the system frequency is 2500 rad/sec. 
In the case •Ji unity power fac tor loads, Fig. 3.6, shows that the system poles have 
been shifter.. farther into the left-half of the s-plane. This has the effect of faster 
damping .11" the load voltage oscillations. 
It is worth mentioning that the system complex conjug~te poles periodically move 
parallel to the imaginary axis of the s-plane. In other words, the locations of the poles 
in the s-plane of the system under investigation are not only dependent on the system 
parameters and the nominal operating point of the modulation index, but they are 
also t ime-varying. 
3.7.2 Incremental Dynamics of the Capacitor Current 
The transfer function of the incremental changes in the amplitude of the capacitor 
current due to incremental variation in the modulation can be derived from Eq. (3.93) 
(3.95) 
The pole-zero map of Eq. (3.95) for Zt = 10.00 at 0.7 power factor lagging loads 
is shown in Fig. 3.7. The figure shows that the_ pole-zero map of the incremental 
changes in the capacitor current is the same as that of the capacitor voltage with the 
addition of a zero at the origin. 
Figures 3.8 and 3.9 show the root locus of the incremental changes in the capacitor 
current for 10% perturbation in the control signal. The figures show that using the 
capacitor current as the feedback variable in the three-phase UPS system guarantees 
stable operation of the system for a wide range of system parameters. The incremental 
dynamics in the three-phase UPS system exhibit the same characteristics as the single-
Figure 3.7: Pole-zero map of G;~(•) for z, = 10.0!1 at 0.7 power (actor lagging load 
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Figure 3.8: Root locus of the incremental change in the capacitor current d.ue to 
incremental variation in the modulating signal at Z1 = 10.00 at 0. 7 power factor 
lagging load 
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Figure 3.9: R..."'t locus of the incremental change in the capacitor current due to 
incremental variation io the modulating signal for zl = 10.00 at unity power factor 
load 
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phase UPS. Hence, the same P• :::edures can be used to select the appropriate values 
or the proportional controllers. 
3.8 Computer Simulation of the Three-Phase UPS 
System 
The three-phase UPS system employing the proposed control strategy is shown in 
Fig. 3.10. Computer simulat.iun of the operation of this system was carried out to 
obtain various wavefc,rms in the system for the following parameters: 
L, = lOmH, 
v,, = 140.0 Volts, 
k,,=2.0, 
c, = 5000 ;t F, L1 = 5.0 mH, 
Zt= ll .Ofl at 0.75 pf lagging, 
k,,=2.0. 
c, = 100 J'F, 
F,=4.0kHz, 
To reduce the in-rush current at the inverter output during the "'cold" start of the 
UPS system, a time-varying gain in the outer voltage loop is used. The value of k11v 
is set to ramp up from zero at start to its full value (k11.,=2.0) during the first cycle. 
Details of the electronic circuit to obtain this soft-start mechanism are provided in 
Appendix A. 
Figure 3.11 shows the voltage of the input DC capacitor and the DC-source cur-
rent. The simulat ion results give a DC capacitor v9ltage of 139.2 volts for a DC source 
voltage of 140.0 volts. The corresponding DC source current, i, (Fig. 3.ll.ii) has a 
steady-state value of 1.68 Amperes. Substituting the values of the system parameters 
given above in Eq. (3 .71 ), the steady-state model predicts a steady-state value of 1.60 
Amperes. This confirms the validity of the theoretical model. Fig. 3.12 shows the 
three-level waveform of the inverter line-to-neutral voltage. Figure 3.13 shows the 
three-phase inverter output currents. The currents are balanced and sinusoidal with 
superimposed high-frequency switching ripples. 
DC 
supply 
+ 
Phase b controller 
To switches S0 & S~ 
v 
ca 
Figure 3.10: The proposed three-phase UPS system 
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Figure 3.11: Simulation waveforms of the DC side qu:wtities of the power inverter 
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Figure 3.12: Simulation waveforms of the three~phase inverter ou•.put line~to-neutral 
voltage 
(i) phase •a• 
0.01 0.02 0.03 0.04 
time in seconds 
O.Q1 0.02 0.03 0.04 
time in seconds 
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Figure 3.13: Simulation waveforms of the three-phase inverter output current 
\.\-1 
The three-phase line-to-neutral load (capacitor) voltage is depicted in Fig :U -L 
The caP.acitor voltae has no DC offset and is nearly perfect sinusoid with .1 ~mall 
steady-state error. The figure also shows that the system takes abou t one cycle (ba.-;ed 
on the reference signal frequency) to reach steady-state from "cold" start wit.h the 
system fully loaded. Figure 3.15 shows the corresponding capacitor current. 
3.9 Experimental Verification 
An experimental module of the proposed three-phase UPS system shown in Fig. 3.10 
was constructed in the laboratory. The input DC source was obtained from a re<td-
ily available power supply which employed a three-phase half-bridge rectifier with a 
second-order filter at its output. An extern<!.! DC capacitor was employed at the out-
put of the DC power supply to ensure a stable DC voltage at the input of the inverter. 
To prevent shoot-through faults, a dead-time interval of 10 J.!Sec was introduced when 
switching from an upper to lower device or vice verse in the same inverte1· leg. The 
detai ls of the control circuit used to generate the dead-time interval are provided in 
Appendix A. 
Figure 3.16 shows the experimental waveforms of the three-phase line-to-neutral 
load voltage. The load voltage is nearly perfect sinusoid with a T HD of 1.9%. 
Figure 3.17 shows the three-phase capacitor current waveforms. The current wave-
forms were measured using a clamp-on meter with a scaling factor of one milli-volt 
per one ampere output . 
Figure 3.18 shows the transient response of the load voltage from "cold" start 
to fu ll load with the system fully loaded. The figure shows that the system takes 
approximately one-cycle to reach steady state. The dynamic response of t he system 
0.01 0.02 0.03 0.04 
time in seconds 
(iii) phase "c" 
0 0.01 0.02 0.03 0.04 
time in seconds 
O.Q1 0.02 0.03 0.04 
time in seconds 
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Figure 3.14: Simulation waveforms of the three·phase load vohages (line-to-neutral) 
(i) pn se "a" 
0 0.01 0.02 0.03 0.04 
time in seconds 
O.Q1 0.02 0.03 0.04 
time In seconds 
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(ii) phase "b" 
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Figure 3.15: Simulation waveforms of the three-phase capacitor currents 
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Figure 3.16: Experimental waveforms of the loa.d voltage (line-to-neutral): (i) upper 
trace: phase a, lower trace: pha&e b~ (li) upper trace: phase a, lower trao:o: phase c. 
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for 100% step change in the load is depicted in Fig. 3.19. The step change in load 
was carried out by connecting a three-phase bidirectional static switches between the 
load and the UPS system. Figure 3.19 shows that the sudden application of the load 
results in little effect on the capacitor voltage. 
-- - ·· -
.. 
-- --T 
h. - ·r>. 
---
,.... 
I \ I I \ 
\ I \ I 
-++++ _,_,_. .. 
~ 1--· 
h-r-v- f/ '"",. /-...., 
'v 1'--1---
l_ ___ ~ _____ s_._v ________ s_._• ____________ ~ 
Figure 3.19: Experimental waveforms of transient response of the load voltage: upper 
trace: load voltage of phase a, lower trace: loa.d current of phase a 
Table 3.1 presents the peak values of the 60Hz components of the AC quantities of 
the UPS system as measur·;.f from the practical circuit along with their predicted val-
ues obt&ned from Eqs. (3.65) to (3.70). The table shows that both the experimental 
and predicted values of the low-frequency model are in close agreement. 
1.31 
Tab It! 3.1: Experimental verification of the steady-state values of the low-frequency 
d I moe 
Z1=17.0 !l at 0.7.5 pf lagging Z1=12.0 !l at unity pf lagging 
Experimental Predicted Experimental Predicted 
I; (Amps.) 2.38 2.46 5.32 5.45 
V. (volts) 57.78 59.80 57.39 59.69 
I, (Amps.) 2.07 2.24 2.16 2.25 
11 (Amps.) 3.38 3.51 4.82 4.97 
3.10 Summary 
The performance of the three-phase U?S system using the proposed control scheme 
was investigated. First, a general model uf the three-phase UPS power circuit was 
developed with the input DC filter dynamics taken into account. An averaged low-
frequency time-variant model was then derived from the general discontinuous model. 
In order to obtain analytical models to examine the steady-state and dynamic per-
formance of the system, the low-frequency state-space 1:1odel was transformed into 
the rotating fra.me of reference employing the forward-backward transformation. The 
result was a time-invariant non-linear model in the rotating frame of reference. 
Steady-state and small-signal dynamic models were then derived using the per-
\52 
turbation and small-signal analysis technique. The model was used to ex<tmine t.ht' 
power circuit incremental dynamics. In particular, the transfer function of the incH'-
mental variation of the capacitor current due to incremental variation of the control 
signal was derived and used to assess the stability of the system. Using t he pok•-t':cro 
map of the capacitor current transfer function and the root-locus tecimique, it was 
shown that the proposed control scheme results in stable and successful operation of 
the three-phase UPS system. 
Computer simulation and experimental verification of the proposed three-phase 
voltage-source UPS system were carried out. The results show that the proposed 
scheme offers excellent load-voltage regulation, fast dynamic response, and high-
quality load voltage. The results conrirm the analytical models and establish the 
feasibi lity of the control scheme for UPS applications. 
Chapter 4 
The Single-Phase Voltage-Source 
Utility Interactive System 
This chapter deals with the application of the controller proposed in Chapter Two 
to utility interactive inverters. As indicated in the thesis objectives, one of the goals 
of this work i:> to develop a unified control scheme for both UPS and utility interac-
tive applications. This chapter investigates the performance of a single-phase utility 
interactive system with the control scheme proposed in Chapter Two. 
Following the analytical procedure outlined in Chapter Two, steady-state and 
small-signal dynamic models of the single-phase UIS are developed and used to de-
scribe the characteristics of the system over a wide range of operating conditions. 
Using the small-signal model, and the incremental dynfl;rnics analysis, it is shown 
that contrary to what intuition dictates, using the utility line current as the feedback 
variable results in unstable operation of the UIS. Consequently, the proposed control 
strategy, consisting of an inner capacitor current and outer capacitor voltage loops, 
not only results in stable operation of the system, but also provides an effective, albeit 
indirect, approach to shaping and controlling the utility line current. 
Computer simulation and experimental verification of the operation of the single-
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phase UIS feeding current a t unity power factor and 90" leading into the utility voltage 
are presented to demonstrate the effectiveness of the proposed control scheme. 
4.1 Low-Frequency Model of the Single-Phase Util-
ity Interactive Inverter 
Figure 4.1 shows the circuit diagram of the single-phase voltage-source utility in-
Renewable 
Energy 
2 vdc 
Source 
Figure 4.1: Power circuit of the utility interactive inverter 
tera.ctive system. It consists of a single-phase voltage-source half-bridge inverter, a 
second-order (LJ- c,) filter and the utility network. The L1- Ct filter ensures 
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that both the capacitor voltage, Vc, and the utility line current are sinusoidaL The 
filter also makes the system compatible with weak utility networksj it minimizes the 
voltage distortion across the equivalent AC impedance of the weak utility network, 
and ensures a high-quality waveform at the point of common coupling. The utility 
network is represented by the Thevenin circuit comprising the utility voltage V11 in 
series with L2 - R21 which includes the parameters of the isolation transformer. 
The governing differential equation of the UIS is given in state-space representa-
lion as 
where Si ~ 1 when switch S1 is ON (S; OFF) and Si ~ 0 when S, is OFF (s; is 
ON) . 
The system behaviour at frequencies much lower than the inverter switching fre-
quency can be studied using the low-frequency model. The low-frequency model is 
obtained from Eq. ( 4.1) by replacing Si with its time-average, d1 • 
For a modulating signal of the form 
m(t) ~ m cos(wt+")), (4.2) 
where 1 is the phase angle measured with respect to the utility voltage, the duty 
cycle of switch 5 1 is given by 
(4.3) 
Substituting d1 for Si in Eq. ( 4.1 ), the averaged time-continuous model can be written 
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[ ~ l = [ -r -* -f l [ ~: l + [ t -f, l [ mv%'," l· (<!A) 
dl c, -c; 
Equation (4.4) shows that for frequencies much lower than the inverter switt:hing 
frequency, the inverter output voltage can be modeled as a controllable sinusoidal 
voltage source whose peak value is determined by the level of the DC voltage source 
and the modulation inde~: 
4.1.1 Steady-State Analysis of the Low-Frequency Model 
The steady·state circuit model of the UIS is shown in Fig. 4.2. The steady-state 
jX/2 
v 
c 
Figure 4.2: Low·frequency model of the UIS 
variables can be obtained using phasor analysis. Assuming that the resistance associ-
15i 
ated with the inductors are negligibly small, the steady-state variables of the lossless 
model of the UIS can be wr itten as 
MVc~c(Xn-XtJ) Lt + i- VuXcJL-i 
../2 (X12 X,1 + X11 (X,, -X,)) ' 
MV,,L-y ·[X ~-);If, 
MVdcXcf LJ- i - Vu (Xtt- XcJ) Li 
../2(x,x,, + x,1(X,1 - x, )) · 
where the X's are calculated at the frequency of the utility network. 
(4.5) 
(4.6 ) 
(4.7) 
4.1.2 Effect of the Filter Parameters on the Steady-State 
Operation of the UIS 
Equation (4.7) shows that depending on the magnitude and phase of the inverter 
output voltage, both the magnitude and phase of the current injected into the utility 
network can be controlled. The characteristics of the UIS operating at two extreme 
power factors (i.e., l, in phase and 90° leading) with respect to the utility voltage are 
examined. 
Figure 4.3 shows the phasor diagram of the steady-state operation of the UIS for 
the two operating conditior.·s. In order to operate the UIS successfully at any power 
factor ranging from unity to zero leading, the UIS should be capable of providing 
t he required voltage magnitude and phase angle of the fundamental component of 
the inverter output Y;1 • For a maximum modulation index M = 1, the peak value of 
the fundamental component of the inverter output voltage is equal to the input DC 
voltage level. 
Figure 4.3.a shows that for zero- leading power factor operation, the required mag-
nitude of Vi is less than that of the utility voltage. Higher values of either L 1 or L2 or 
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(a) (b) 
Figure 4.3: Phasor diagram of the steady-state operation of the UIS: a) unity power 
factor operation, b) zero-leading power factor operation. 
both, decreases the required magnitude of the fundamental component of the inverter 
output voltage. In other words, depending on the values of the filter parameters and 
the voltage level available at the output of the renewable energy source, this system 
can operate at zero-leading power factor with input DC voltage much less than the 
magnitude of the uH!ity voltage. 
Figure 4.3.b shows the phasor diagram of the UIS when the system is operating 
at unity power factor. Depending on the value of the filter parameters, the required 
magnitude of v; could be greater, equai to, or less than the magnitude of the utility 
voltage. Figure 4.3.b also shows that increasing the value of the filter inductor results 
in a.n increase in the required magnitude of the fundamental component of the inverter 
output voltage a.nd vice versa.. 
Figure 4.4 shows the effect of the filter shunt capacitor on the magnitude of the 
v,, 
0.4 0.5 0.6 
Power factor (loading) 
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Figure 4.4: Relationship between the required magnitude of the fundamental compo-
nent of the inverter output voltage and the power factor for various values of filter 
shunt capacitor. 
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fundamentd.l component of the inverter output voltage for a wide range of power factor 
operati(;m. The figu:e was obtained for 10 I\ VA UIS feeding current into a power grid 
at 208 volts, with L1 = £2 = 5.0 mH. The magnitude of the utility voltage and 
current fed into t he power grid were taken as base voltage and current respect ively. 
Figure 4.4 shows that for given values of the fi lter inductors, smaller values of the 
filter shunt capacitor necessitate higher magnitude of the fundamental of the inverter 
output voltage and hence higher DC level. 
In summary, it can be concluded tha·· for continuous control of the angle at which 
the utility current is injected into the power grid, the filter parameters should be 
chosen for the worst-case condition; i.e. unity power factor operation. 
4.2 Small-Signal Model of the UIS 
The main purpose of a utility interactive system is to produce a sinusoidal line current 
whose amplitude and phase angle with respect to voltage of !.h€' utility network are 
controllable. Intuitively, the output current of t he UIS could bf: ns~d as the feedback 
variable in the control circuit. The utili ty line current would be sew:~d and compared 
with its reference sinusoidal wa·;eform. The output of the comparatc.:· -.:;o,.ild then be 
used to control the inverter switching devices such that the error between the actual 
utility line current and its reference waveform is minimized. With the aid of the 
small-signal model of the UIS, it is shown that employing the utility line current as 
the feedback variable results in unstable feedback operation of the UIS. 
The Sf!iall-signal model of the single-phase UIS is derived from its averaged time-
continuous model, Eq. (4.4), using perturbation and small-signal approximation tech-
nique. This model is used to examine the incremental dynamics of the state variables 
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of the pe>wer circuit. The system state variables are perturbed around their nominal 
operat ing point as 
i;(t) l;(t)+i;, (4.8) 
i.(t) l. (t) +i., (4.9) 
v, (t) V,(t)+v,. (4.10) 
For the controller, 
m(t) = M(t)+m; (4.11) 
for the input, 
Vdc(t);: Vdc+V.u:; (4.12) 
and for the load, 
"· (t) = v. (t) + "· (t) . (4.13) 
Substituting Eqs. (4.8) to (4. 13) into Eq. (4.4), and neglecting non-linear and higher-
order terms, the small·signal linearized model is obtained as 
[ !· l [ -'i;- 0 - t; l [ !· l [ ~ l iu = 0 -¥; -1:; lu + LL_ · t, t,- -~ 0 v, -~ (4.14) 
The transfer function of the state variables of th'e power circuit due to incremental 
changes in the control signal is obtained from Eq. (4.14) by setting the load distur-
bance, iiu to zero. Taking the Lap lace transform of Eq. (4. 14), the transfer function 
of the incremental changes in the state variables due to incremental changes in the 
modulating signal is obtained as 
[ !• (s) l i. (s) 
ii, (s) 
~= (4.15) 
where 
a, (4.1G) 
(4.17) 
ao (·1.18) 
Since the incremental variations in the capacitor current are given by 
1c = lj - t,., (4.1!1) 
the transfer function of the capacitor current is given by 
i,(s) s(s+?l 
th(s) = s3 +a2s2 +ats+ao' {4 .20) 
4.2 .1 Incremental Dynamics of the Power Circuit State Vari-
ables 
The root locus of the incremental dynamics of various state variables of the powt:r 
circuit due to incremental changes in the control signal is investigated in this section. 
The results of the investigation are used to confirm the applicability of the proposed 
control scheme to the UIS. 
Figure 4.5.a shows the root locus of the incremental changes in the utility !ine 
current due to incremental variation in the control sigr.al. The figure shows that sim-
ply closing the loop around the utility current results in moving the system complex 
conjugate poles to the right-hand side of the s-plane. This has the effect of causing 
a monotonous increase in the magnitude of the utiilt:1 ourent, resulting in unstable 
operation of the UIS. 
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Figure 4.5: Root loci of the incremental changes of the power circuit state variables 
due to incremental variations in the modulating signal 
Figure 4.5.c shows that selecting the capacitor current as the feedback variable 
would result in moving the system poles farther into the left-hand side of the s-planc. 
and hence stable closed-loop operation of the UIS system can be achieved. 
4.2.2 Closed-Loop Operation of the UIS 
Figure 4.6 shows the single-phase voltage-source UIS system with the capacitor cur-
rent employed as the feedback variable in an inner current loop and the capacitor 
voltage in the outer voltage loop. For the UIS, the proposed control scheme pro· 
vides an indirect approach to control the utility line current. Depending on the 
pre-calculated value of the power available from the renewable energy source and the 
active and reactive power to be injected into the power grid, both the magnitude and 
phase of the utility line current can be determined. The magnitude and phase of the 
capacitor voltage are then determined from the phasor relationship given in Fig. 4.3. 
4.3 Computer Simulation of the UIS 
The single-phase UlS shown in Fig. 4.6 is simulated to obtain various waveforms in 
the circuit. Closed-form solution of the state varia.~les of the power circuit (Eq. ( 4.1)) 
was obtained using MAPLE. The following system parameters were used: 
Lt=5.0 mH, 
F,=4.0 kHz, 
c 1=340.o ~F . 
k,,=2.0, 
Lz=5.0 mH, 
k,.= 5.0. 
The simulation process was carried out from cold start (initial value of the state vector 
is zero) to full load. The power circuit was first operated at no-load (i.e. with the 
utility voltage disconnected). The no-load operation was sustained for approximately !-~ 
~ of a cyde to allow the capacitor voltage and current to follow their respective 
Renewable 
energy 
source 
+ 
power 
inverter 
To inverter switches 
~~/ vvv 
From renewable 
enermr source 
v . 
I 
Figure 4.6: The proposed closed-loop single-phase voltage-source UIS 
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reference waveforms before interfacing the VIS with the utility network. 
Figures 4.7 to 4.9 show the computer simulation results of various waveforms of 
the single~phase UIS for zero-leading power factor operation. Figure 4.i shows that 
the capacitor voltage and current closely follow t heir respective reference waveforms 
(shown in dotted lines) after approximately one cycle from cold start of lhe U IS 
system. Figure 4.9 shows that the VIS generates sinusoidal steady~state output cur-
rent once the utility interactive system is interfaced with the utility network. The 
steady~state error in the utility line current is negligibly small. 
Figures 4.10 to 4.12 show the simulation results of various waveforms in the single 
phase UIS system for unity power factor operation. Figure 4. 12 shows that the line 
current takes a longer time to reach its steady-state value than in the case of the 
zero-leading power factor operation . This is due to the fact that the UIS is interfaced 
with the utility voltage at an instant when the reference of the utility line current is 
at its peak while the actual current is zero. 
4.4 Experimental R esults 
A prototype single· phase voltage-source UIS was constructed and used to demonstrate 
the feasibi lity of the proposed scheme. The renewable energy source was represented 
by a DC voltage source. 
To successfully implement the system, the high~frequency carrier waveform is syn-
chronized with the ut ility voltage using phase- locked loop circuit as a frequency mul-
tiplier. Hence, the inverter output switching f1·equency is in synchronism with the 
utility voltage. The block diagram for generating the high·frequency carrier waveform 
is described in Appendix A. 
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(a) inverter output vo~age 
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(b) inverter output current 
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Figure 4. 7: Inverter output voltage and current waveforms of the UIS at zero-leading 
power factor 
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(b) Capac~or current 
Figure 4.8: Capacitor voltage a.nd current waveforms of the UIS at zero· leading power 
factor 
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(b) Utility line current 
Figure 4.9: Utility voltage and line current waveforms of the UIS at zero-leading 
power factor 
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Figure 4.10: Inverter output voltage and current waveforms of the UIS at unity power 
factor 
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Figure 4.11: Capacitor voltage and current waveforms of the UIS at unity power 
factor 
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Figurt 4.12: Utility voltage and line current waveforms of the UIS at unity power 
factor 
T he experimental results were obta ined for t he following paramt•tc r~ : 
L1 = L2 =5.0 rnH, 
V,.=38 Volts (Peak) 
CJ=340 pF. 
F,=4.0 kf' z, 
\·d.-=·'10 \"Olt.s, 
~:pv =5.0 . 
17:1 
Figures 4.13 and 4.14 show the steady-state experim~ntal wavdor1115 of t lw in-
verter output voltage and current when the UlS is operat ing at zero-lcadiug po\\'<'r 
factor. Currents were measured with a clamp-on meter with a scaling ratio of 
1 mY /1 Ampere. Figure4.14 shows that the proposed scheme produces a high-quali1.y 
capacitor voltage with total harmonic distorti on less than 2.3 %. 
Figure 4.15 shows the utility voltage aud cur rent for a 100 % step change in lo<ld 
when the UIS is operating at zero-leading power factor. The indirect control scheme 
exhibits fast dynamic response and provides steady-state operation within one cycle. 
The measured THD of the utility line current is 2.1 %. Experimental results of feeding 
the utility line current at lagging power factor with resped to the utility voltage have 
been reported in [114]. 
Figure 4.16 shows the waveforms of the util ity line cur rent and voltage for 100 % 
step change in the line current when the UIS is operating at close to unity pow(!r 
factor. The figure demonstrates that the system. is capable of feeding active power 
into the power grid without deterioration in the quality of the ut ility current. 
4.5 Summary 
The control st rategy proposed for UPS systems was extended to the single-phase 
voltage-source UIS to shape and control the uti lity line current. After establishing 
t.he system general model and deriving its low-frequency model, the effects of various 
filter parameters on the operation of UIS were investigated. It was shown that , for a 
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Figure 4.13: Experimental waveforms of the inverter output voltage and current in the 
single-phase UIS at zero-leading power factor, upper trace: inverter output voltage, 
lower trace: inverter output current 
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Figure 4.14: Experimental waveforms of the capacitor voltage and current in the 
single-phase UIS at zero-leading power factor: a.) capacitor voltage, b) capacitor 
current 
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Figure 4.15: Experimental waveforms of the utility voltage and current in the single-
phase UIS at zero-leading power factor: a) utility voltage, b) utility line current 
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Figure 4.16: Experimental waveforms of the utility voltage and current in the single-
phase UIS at unity power factor: a) utility voltage, b) utility line current 
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wide range of operation of the UIS , tl:e worst-cas"! scenario from the point of view of 
the filter parameters i~ when the system is operating at unity power factor. 
The incremental dynam ics of the power circuit were investigated with the aid 
of the small-signal model and the root-locus technique. Contrary to what intuition 
dictates, it was found that employing the utility li ne current as the feedback variable 
causes two of the system complex-conjugate poles to move into the right-half of the 
s-plane, resulting in unstable operation of the UIS. 
The proposed control scheme, consisting of the inner capacitor current and outer 
capacitor voltage feedback loops constituted an indirect control of the utility line 
current. It was shown that the proposed scheme results in stable and successful 
operation of the UIS. In addition, it is capable of feeding the utility line current 
into t he AC network at any desired power factor. Furthermore, the scheme ensures 
good transient and dynamic response and high quali ty of the utility line current over 
a wide range of utility network requirements. The proposed scheme lends itself to 
weak AC network operation because it provides a stiff voltage source across the filter 
capacitor.Experimental verification of the proposed UIS system demonstrating the 
capability of the system to feed current at unity _and zero-leading power factor into 
the utility network was presented. 
Chapter 5 
The Three-Phase Voltage-Source 
Utility Interactive System 
The indirect control scheme proposed in Chapter Four is extended to the three-phase 
voltage-source utility interactive system (UIS). This chapter deals with the charac-
terist ics of this system. Linearized steady-state and small-signal dynamic models 
are developed for the UIS using the procedures outlined in the previous chapters. 
Employing the pole-zero map and the root-locus analysis, the characteristics of the 
three-phase UIS are examined from the point of view of stability of t he system. 
Simulation results demonstrating the viability of the proposed control scheme for 
utility interactive applications are presented for u:nity power fac tor operation. 
5.1 General Model of the Three-Phase UIS 
Figure 5.1 shows the power circuit of the three-phase voltage-source UIS. The re-
newable energy source is interfaced to the utility network through the three-phase 
voltage-source bridge inverter with output filter L1 - c,. 
The renewable energy source is interfaced to the utility network through the three-
phase voltage-source bridge inverter with the three-phase output filter (L /.- C1 ). The 
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Figure 5.1: Circuit diagram of the three-phase voltage·source utility interactive sys· 
tern 
following assumptions are made in deriving the system analytical model: 
1. The renewable energy source is modeled as a voltage source. 
2. Switching devices are ideal and the effect of snubber circuit is neglected. 
3. The ON resistance of the inverter switching devices is included in the resistance 
associated with the filter inductor. 
4. The utility voltage is balanced. 
lSI 
The relationship between the capacitor voltage, source current. and inn•rt.cr inpu1 
current on the DC side of the UIS shown in Fig. 5.1 can be written as 
C dv, . . ddt= I s -1d· (;i.l) 
The inverter inpu t current, i2, may be expressed in terms of the inv~rter switching 
functions and the inverter output current in the three-phases as 
(5.2) 
Substituting Eq. (5.2) into Eq. (5.1) yields 
C d "' · (s· · s· · s· · ) d t = t ., - "' t;"' + o z;~ + e lie • (5 .3) 
The relationship between the source voltage 1 current, and the capacitor voltage is 
given by 
L di, (R. ) s di" = Vdc - s t, + Vd · (5.4) 
The governing differential equations of phase a on the AC side of the inverter can 
be written as: 
(.5.5) 
(5.6) 
(5.7) 
Likewise, the governing differential equations for phase b and phase c can be 
derived. The system -equations of the UIS can be written in sta.te·space representation 
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(5.8) 
or 
)c:;::: A'x + B e. (5.9) 
For simplicity, the product B e is evaluated and denoted by the vector u , where u is 
given by 
u = [ 0 9.":" 0 0 0 0 ~OJ! of. (5.10) 
5.2 Low-Frequency Averaged Model 
For the three-phase utility voltage of the form 
\1~ cos wt , 
·>rr 
v" cos(wt- Tl· 
2;r 
Vu cos(wt + """"3), 
the modulating signal of th..: respective phases may be expressed as [115} 
where 
[ ·)~ l m(t) lo,b .< = Vm cos wt + "f + (k- I)":J) , 
{ 
1 for phase a, 
k = 2 for phase b, 
3 for phase c, 
(5.11) 
\G.12) 
(5.13) 
(5.1<1) 
(5.15) 
and i is the phase angle of the modulating sigaal with respect to the ut ili ty voltage. 
The duty cycles for the three phases are given by 
d _ mcos(wl+"f+(k-l)'f)+l 
o.~.e - 2 , (5.16) 
where 
(5.17) 
and \li and Vm are t he amplitude of the carrier and modulating signals respectively. 
Suh>Lituting E4s. (.\. I I) to (.S.I:J) and (.\.16) into (.5.8) gives 
& l 
r ;," LJ -L, 0 _& .L iua l _1. L, 
Vcan Cf c, 0 
i;b 0 0 _& ,., 
iub 0 
·bean l Cj 
i;c 0 
i~, 
Vccn 
i, 
iJ, _ ~.;:;~(wt -1')+1 mcos(wt-"1 - i..lt)+l 
2C, 2C, 
mcos(wt - ·1) 
n, 
i;" 0 
0 iua 
mcos("'t--r-UJ Vcan 
n, i;a 
0 iub 
0 Vdn + 
_& _ .L mcos(wl -"1+~) i;c L, LJ n, 
_ & 
-'- 0 0 iliC 
.f' L) 0 0 Vccn c, -c; 
_B..:. l i, 0 0 l mco•(o..~t-"Y+TJ+l L, --;;; V; 
-'- 0 2C, c, 
or 
X = Ax + u. 
_.L 
,"' _& 
~' L, 0 
-CJ 
0 
- V,.oos(wt) 
L, 
0 
0 
18~ 
-V .. cos(wt-i!!.) 
L, 
0 
""' L, 0 
(5.18) 
(5.19) 
5.3 Low-Frequency Model in the Rotating Frame 
of Reference 
The t ime-dependent state variab:es in t he stationary frame of reference are trans-
formed to the rotating frame where time-varying quantities at the frequency of the 
utility voltage appear as DC quantities. Since the Oow of t he active and react.ivc powt·r 
components of the utility network is of prime intert•st, the 0-q-tl transform;\!. ion is 1'111· 
played in this chapter . The 0-q-d transformation decompos<.~s t.hf' components of 1.lw 
system state variables into an in-phase and in-quadrature to the ut.ili ty volt.ag('. This 
decouples the control of the active and reactive power flow of the UIS into the powt•r 
grid. 
The relationship between the variables in the stationary frame of reference n:1<l 
the rotating frame of reference is given by 
u, 
x, 
T u, 
Tx, 
(5.20) 
(5.2 ~ 1 
where the suffix r denotes variables in the rotating frame of reference. 
With the utility voltage chosen to be in alignment with q-axis, the transformation 
matrix T is given by 
I 
2 
0 
cos(wt) cos(wt - .lf) 0 
0 cos(wt) 0 cos(wt- ~) 
T 3 0 cos(wt) 0 COS~!V l - ¥) 
sin(wt) 0 0 sin(wt -1f) 0 0 
0 sin(wt) 0 0 sin(wt-~) 0 
0 0 sin(wt) 0 0 sin(wt -1f) 
0 0 0 0 0 
0 0 0 0 
cos(wl + 1f) 
0 
sin(wt + TJ 
0 
cos(wt + ~.!") 
0 " 
0 
sin(wt + ¥- } 
0 
0 
0 
! 
2 
0 
0 
cos(wt + lf) 
0 
sin(wt + 1f) 
0 
0 
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(5.22) 
The variables in the rotating frame of reference can be transformed back to the 
stationary fram" of reference using the following relationships: 
X 
T~1 Ur, 
where the inverse of the transformation matrix , T - 1 , is given by 
cos(wt) 
0 cos(wt) 
0 cos(wt) 
cos(wt- lf) 0 0 
0 cos(wt- lf) 0 
T-1 0 0 cos(wt- ¥-) 
cos(wt + 1f-} 0 0 
0 cos(wt + ¥) 0 
0 cos(wt+ ¥) 
0 0 
0 0 
sin(wt ) 
0 
0 
(5.23) 
(5.24) 
sin(wt- ¥-) 
0 
0 
sin(wt+T) 
0 
0 
0 
sin(wt) 
0 
0 
sin(wt -1f) 
0 
sin(wt+ ¥) 
sin(wt) 
0 
0 
sin(wt- ¥) 
0 
0 sin(wt + ¥) 
0 
(5.25) 
Substituting Eqs. (5 .23) and (5.24) into (5.19) and rearranging, the system state-space 
equation in the rotating frame of reference is represented by 
(5.26) 
For a balanced three-phase system, the zero-sequence component of the variables in 
the rotating frame are null, hence Eq. (5.26) can be written as 
Xrr = Arr Xrr + Urr ~ (5.2';} 
where the subscript rr denotes t he reduced system of equations in the rotating frame 
of reference, and 
-"" 
_.J._ 
-w ~ LJ LJ n, 
0 _ &. I 0 Ll, L; 
.L 0 c, - Cj 
0 0 _& I -~ A, LJ -r; n, 
0 _fu. .L 0 
_y L, 
.L 0 c, c, 
0 0 _& _.J._ L, L, 
_JmCOSJ ~ 0 .L 0 4C, .c, c, 
(5.28) 
u, [ 0 _r,. 0 0 0 0 Y.c 0 f, (1;.29) L, L, 
x, [ i;, iuq v., i;d i ... d v,, i, Vd ]T. (5.30) 
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The system equations of the UIS in the rotat ing frame of reference lead to the equiva-
lent circuit shown in Fig. 5.2. The circuit can be used to investigate the performance 
of the UIS in the same manner as the vector control technique in AC motor drives. 
Notice that the system inputs are the DC source voltage, the modulation index, m, 
the phase angle of the modulating signal, f, with respect to the utility voltage, the 
angular frequency, w, and the amplitude of the utility voltage, v,... 
5.4 Linearized Low-Frequency Model 
Equation (5.28) is linearized using perturbation and small-signal approximation. The 
system V(,l.riables are perturbing around their nominal operating points as follows: 
i;q l;q +i;q, (5.31) 
iuq fuq +iWj', (5.32) 
v,, Veq+Veq, (5.33) 
iirt lid +lid, (5.34) 
ivd fvd + ~vd, (5.35) 
""" 
Vcd+iicil, (5.36) 
i, = I. +l$, (5.37) 
v, Vd+Vd , (5.38) 
i.\1 +rh, (5.39) 
; f+'j , (5.40) 
v,, Vdc+iirtc 1 (5.41) 
v. Vu+iiu, (5.42) 
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(a) 
(b) 
(c) 
Figure 5.2: Equivalent circuit model of the three-phase voltage-source UIS in the 
rotating fra.me of reference 
w = n +W. 
Subst ituting Eqs. (.5.3 1) to (5.42) into (5.27) results in the following equation 
~iq 
~uq fcq 
~id 
t .. d 
Vcd 
'· iJ, 
-~ 
LJ 
0 
' 
_& 
~· c, -c; 
ll+w 0 
0 1l+W 
0 
0 
3(M+>71)cosjr+i) 
4Cd 
0 
-(!1+w) 
0 
0 
_ & 
_1. 
CJ 
0 
0 
l;q +l;q 
/,.q + iuq 
\l;:q +Vcq 
l;d +lid 
l,.rJ.+i .. d 
VcrJ. +Vcd. 
I, +i, 
VrJ.+VrJ. 
0 
-(ll+w) 
+ 
_ _J_ 
LJ 
_J_ 
L, 
0 
-~ L, 
0 
0 
0 
0 
~ 
L, 
0 
_ _J_ 
-(!1+w) 
,LJ 
0 r; 
0 0 
0 -~ LJ 
0 
!1+w ' c, 
0 0 
3CM+Ihlsin(r+'1-! 
<C, 
(M+ril)cosjrH) 
2Lj 
0 
_ !M+m.)sinjrHJ 
2LJ 
0 
0 
_ _J_ 
L, 
0 
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(5.43) 
(5.44) 
First-order approximation can be applied to each element of Eq. {5.44) to obtain 
a linearized system model. For example, the element (1,8) of the Arr matrix of 
Eq. (5.44) can be written as 
(M +m)cos(f+'j) = (M+m)(cosfcos'j-sinfsin'j). (5.45) 
l9 l 
For sufficiently smal l i', cos i' ~ 1 and sin i' ~ i'. Neglec t ing non-linear terms, Eq . .".i..!G 
can be approximated as 
(M + m) cos( r +i') = M cosr - M sinr sini' +cos r -y. (5.46) 
An approximate li nearized model of the three-phase voltage-source ut ility inter-
active system in the rotating frame of reference is represented in the general for m 
as 
Xrr Ass Xrr + Urr + Ass Xrr + AmXrr th + A..,. X rr i+ A.., Xrr W 
(5.47) 
where 
_ & 1 
- !1 Mcos r Lf 
& -E n, 0 L, L, - !1 0 0 
_l_ 
--'- 0 0 - !1 c, c, 
!1 0 _& _ _l_ Mtin r A, Lf Lf ---zr;-
!1 0 0 _ fu. _l_ 0 
_1_ L, !1 1 0 Cj c, 
0 0 _ & 1 
1L, - r. 3Mc08r :tM sinr 0 -~ .c, c;; 
(5.48) 
X,. [ I ,, I,, Yo, I ,, I,, Vo~ I, Vd ]T' (5.49) 
U,. [ 0 _y. !'.. 0 (. (5.50) L, L , 
0 0 =r 2Lj 
0 
0 
_ sin r 
Am n, (5.51) 
0 0 
0 0 
0 0 
3~r 0 Jsin r 
-"'"4'Cd ~ 
A, 
-1 
- 1 
Avu [ 0 -t; 0 0 
and 
-1 
0 
o o or. 
_M sinf 
n, 
0 
0 
_ M..£21.[ 
n, 
0 
0 
0 
5.6 Steady-State Model and Analysis 
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(.5.52) 
(5.53) 
(5.54) 
(5 .55) 
The steady-state variables are obtained from Eq. (~ .4 7) by setting all perturbations to 
zero. The resulting steady-state model in the rotating frame of reference is represented 
by 
Ass Xrr + Urr = 0. (5 .56) 
Assuming that the resistances associated with the filter inductors on both the AC 
and DC side of the inverter have negligible effect on the steady-state variables in the 
rotating frame of reference1 the steady-state variables in the d-q axes a.re obtained 
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from Eq. (5.56) as 
liq 
"' 
(Xtn - Xcf) lvf Vdc sin r (5.5i) 2 (Xof (XIfl + X112)- XIJ 1 XIJ2 )' 
lid "' 
.!:_ (XcJ - X112) lv! Vo:~c cos r- 2 Vu Xcf (5.58) 2 X c! (Xtft + Xtn)- Xut X112 
I., "' 
M\ldcXcf sinf (.i.5a) 
2(Xof (X,,,+ X,!,)- X,/, X,/2)' 
I"" "' 
2 Vu (Xtft - Xcf) + 1\f V.:~c cos r (5.60) 2 (X of (X,,, + XIJ,)- X,/1 X,l2) ' 
V"' "' 
X of (2 V. X, I,+ M V,< cos r X 11,) (5.61) 
2 (Xof (X111 +X, I,- X111 XIJ,) ' 
v<, "' 
Xci M Vo:~c Xtn sin f (5.62) 2(X,1,X,1, XoJ(XI/1 + X112))' 
I , 
"' 
3 Xcf M Vo:~c X112 sin r (5.63) 4 Xlft (2Xct - XtJt)' 
v, 
"' Vdc• (5.64) 
Equations {5.57) to (5.63) are useful in determining the system steady-sta~e quan-
tities and establishing the quiescent operating point of the system. Equations {5.59) 
and (5.60) represent the q- and d- components..:; ,: the current injected into the power 
grid respectively. For a unity power factor operatic!\, I~~.o:~, is set to zero. Given 
the magnitude of the current injected into the power grid and the system parameters, 
Eqs. (5.59) and (5.60) can be solved to determine M and r. Similar~y~ for zero-leading 
power factor operation, Ittq, is set to zero. 
Equation (5.63) shows that for zero-leading power factor operation {i.e. 1 r = 0) , 
the current drawn from the DC source is zero. In practice, a small current will 
be drawn from the DC source to supply the switching losses and power lost in the 
resistances associated with the fil ter inductors and the isolation transformer. 
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5.6 Small-Signal Mo~el and Analysis 
The small-signal dynamic model of the UIS system is obtained from Eq. (.5.4 7) as 
Equation {5.65) can be used to derive the transfer functions that relate the incremental 
changes in the control signal or any of the disturbances to the incremental variation 
of the state variables. 
For example, the transfer function of the incremental variation in the magnitude 
of the control signal to the incremental changes in the state variables is obtained by 
sett ing all other disturbances to zero (i.e., '7 := W = iiu = Vrtt: =0). The resultant 
small-c;ignal model is given by 
irr = Ass Xrr + Am Xrr m, (5.66) 
which upon substituting As~, Am, and Xrr from Eqs. (5.48), (5.51), and (5.56) 
respectively into Eq. (5.66) gives 
--'-
Lf 
_L 
Lf 
0 
0 
0 
!1 
-!1 0 
-!1 0 
-!1 
-£; 
t; 
0 
_&. 
1_· 
c, 
_M sinr 
2LI 
0 
0 
--'-L, 
0 
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t: l ~ HJ 0 
~cq 0 -~ ~id + a, (5.67) 
'•' 
0 
i~cd 
'• 
'" 
~(sin r l ;d -cos r l;q) 
Taking the Laplace transform of Eq. (5.66) and rearranging, t ... e transfer function of 
the incremental variation in the modulation index to incremental changes in t he state 
variables is given by 
x, (s) _, 
-;i;(;J=(si-A,.) AmX,. (5.68) 
Equation (5.67) shows that the transfer function of the incremental dynamics 
of the state variables of the system is dependent on the steady-state values of the 
inverter output current (I;q and ! ;d), the voltage across the input DC capacitor (Vd}, 
and the phase angle of the modulating signal (f) with respect to the utility voltage. 
Given these values, the transfer function can be derived from Eq. (5.68) to investigate 
the incremental dynamics of the state variables. In particular, the ma~nitude of the 
utility line current, capacitor voltage, and capacitor current are examined. 
The magnitude of the variable y related to its d- and q-components in the rotating 
frame of reference is given by 
Perturbing the variable y around its nominal operating point as 
y, 
(5.69) 
(.5.70) 
(5.71} 
(5.72) 
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and substi tuting into Eq. (5.69), the first-order approximation of the resultant equa-
tion is given by 
1 
Y ~ /Yl + y92 (Y,nid + Y9 Y9 ) . (5.73 ) 
The transfer function of the incremental changes in the magnitude of y due to in ere-
mental changes in the control signal is given by 
(5.74) 
Equation (5.74) shows that the transfer function of the generic variable y is composed 
of the transfer function of its direct and quadrature components. 
The characteristics of the UIS for different modes of operation can be examined 
with the aid of the pole-zero map representation and the root-locus plots of the trans-
fer function under investigation. In the following sections, the incremental dynamics 
of the power circuit state variables are examined for the following system parameters: 
£, = 10.0 rnH, 
Vdc=200 Volts, 
C,= 5000~F, L, = £,=5.0 rnH, C, = 300.0 ~F, 
V.=llO Volts (RMS), I.=7.07 Amps (RMS). 
5.6.1 Incremental Dynamics of the Utility Line Current 
The transfer function of the incremental changes in the magnitude of the utility 
line current due to incremental changes in the modulation index is obtained using 
Eq. (5. 74) where the generic variable, y, is replaced by the utility line current, iu, and 
is given as 
i.(s) "" __ 1 __ (l,i.,(s)+I i.,(s)) 
m(s) ,jl;.+I~, • m(s) "'m(s). (5.75) 
The terms 1t{;f and ~ are obtained from the second a.n<i fifth rows of Eq. (5.68). 
t9i 
Equation (5.75) can be represented in the general form 
(5.76) 
where k;,. is a constant., G iu(num ) (s) , and Giu(dcn) (s) can be written as 
G;•<••m)(s) 
G;•('••l (s) 
(s +a,,.) ((s +a,,.)'+ w~2J ((s + a,3.)' + w~3,. ) , (5.771 
((s +a,, )2 + w;,) ((s + a , 2 ) 2 + w;,)((s + ap3)2 + wp3) 
((s +a,,)' +w;,). (5.78) 
Figure 5.3 shows the pole-zero map of t he transfer function of the incremental 
changes in the utility line current due to incremental changes in the ·modulation 
index for unity power factor operation. The figure shows that the transfer function 
has four complex pole-pairs, three complex conjugate zero-pairs and a negative real 
zero. All of the system poles and zeros are located in the left-hand side of the s-plane. 
Figure 5.4 shows the pole-zero map of the UIS for zero-leading power factor operation. 
The figure shows that for this mode of operation, a zero is located in the right-hand 
side of the s-plane. 
Figure 5.5 shows the root locus of the transfer function Giu (s) when the utility 
line current is used as the feedback variable, and the system is operating at unity 
power factor. The figure was obtained for a 10% variation in the modulation index. 
The figure shows that closing the feedback loop around the utility line current causes 
four of the system poles to move to the right-hand side of the s-plane, resulting in 
unstable operation of the UIS system. The root locus of the utility current when the 
system is operated at zero-leading power factor is shown in Fig. 5.6. The figure shows 
that the positive real ZP-ro caust~S one 0f the system poles to move to the right-hand 
side of the S·plane resulting in unstable operation as well. 
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Figure 5.3: Pole-zero map of the transfer function of the incremental variation in the 
utility current for unity power factor operation 
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Figure 5.4: Pole-zero map of the transfer function of the incremental variat ion in the 
utility current for zero-leading power factor operation 
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Figure 5.5: Root locus of the incremental variation in the utility line current for 
incremental changes in the control signal: unity power factor operation 
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Figure 5.6: Root locus of the incremental variation in the utility line current for 
incremental changes in the control signal: zero-leading power factor operation 
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Figure .).7 shows the time·domain simulation of the utility current when it is used 
as the feedback variable. The figure shows that for both unity and zero· leading power 
factor operation, the utility line current rises in an exponentially sinusoidal fashion 
confirming the instability of the system. 
5.6.2 Incrementa l Dynamics of the Capacitor Voltage 
The transfer function of the magnitude of the capacitor voltage due to incremen· 
tal changes in the modulation index i~ obtained from the third and sixth rows of 
Eq. (5.68). Using Eq. (5.74), the transfer function is expressed as 
v,(s) = G () = --'-- (V v,,(s) +V v,,(s)) (5.79) 
m(s) ,.s .,11-:,~+Voi ''m(s) "'m(s)' 
G,, (s) = k,, G,.l••m) (s) ' (5.80) 
G,,l'••l (s) 
where k,c is a constant , Guc(den) (s) is the same as Giu(den} (s) (Eq. (5.78)), and 
Gue(num) (s) can be expressed as 
G,.l••m) (s) = ((s + <>,")' + w~1 ,) ((s +a,,,)'+ w;2,) ((s + a,3.)2 + w;3,). (5 .81) 
The pole-zero map of Eq. (5.79) for unity power factor operation is shown in 
Fig. 5.8. The figure shows that the transfer function has three complex conjugate ze-
ros . The pole-zero map for zero-leading power factor is shown in Fig. 5.9. Figures 5.8 
and 5.9 show that the mode of operation has negligible effect on the location of the 
system poles. However, for zero-leading power factor operation, two of the complex 
conjugate zeros are located closer to the imaginary axis of the s-plane, hence resulting 
in faster dynamic response. 
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Figure 5. 7: Time-domain simulation of the utility line current with the utility line 
current iu as the feedback variable: unity power factor operation 
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Figure 5.8: Pole-zero map of the transf:or function of the capacitor voltage for unity 
power factor operation 
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Figure 5.9: Pole-zero map of t he transfer function of the capacitor voltage for zero-
leading power factor opP.ra.tion 
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The root locus of the capacitor voltage for unity power factor operation and 10 % 
variation in the modulation index is shown in Fig. 5.10. The figure shows that em-
ploying the capacitor vo ltage as the only feedback variable in the control circuit causes 
two of the system complex pole-pairs to move to the right-hand side of the s-plane 
resulting in unstable operation. Figure 5.11 shows the root locus of the capacitor 
voltage for zero-leading power factor operation. The figure shows that two of the sys-
tem complex conjugate poles move along the imaginary axis of the s-plane, resulting 
in an oscillatory behaviour of the capacitor voltage. 
Figure 5.12 shows the time-domain simulation of the UIS operating at zero-leading 
power factor with the capacitor voltage employed as the only feedback variable. The 
figure reveals the oscillatory behaviour of the capacitor voltage which is unacceptable 
for UIS applications. 
5.6.3 Incremental Dynamics of the Capacitor Current 
The transfer £unction of the incremental changes in the magnitude of the capacitor 
current is obtained from the transfer function of the capacitor voltage as 
(5.82) 
The pole-zero map of Eq. (5.82) is the sa1~e as that obtained for the capacitor voltage 
(Figs.5.8, 5.9) with the addition of a zero at the origin. 
The root loci of the incremental changes in the magnitude of the capacitor current 
due to incremental changes in the modulation index for unity and zero-leading power 
factor operation are shown in Figs. 5.13 and 5.14 respectively. The figures show 
that employing the capacitor current as the only feedback variable results in moving 
the system poles further into the left-hand side of the s-plane, resulting in stable 
20i 
2000;---~---,----~---r--~~r-~--~----~--~--~ 
+ ~ + + 
1500 • + ~ 
. . 
1000 .. ... . : ·0 · ~·~l.· ··~ 
l( 
500 
• 
~ . . . 
·f ··· · ·O· . . .. ....... ~ ...•....•. ..:. ... . ....... ~---·· ··~- ---·· ·---~- ... ...... ......... . . .............. ... ..... ......................... .. 
.§ 
• 
-500 ..... 
....... ;.o··-++.t::-1-+ • : 
-1000 
:::J ·-··· ··:· · · j + j. j ++l 
-1 00 -80 - 60 -40 -20 0 20 40 60 80 100 
Real AXIl 
Figure 5.10: Root locus of the incremental variation in the capacitor voltage for 
incremental change in the in the control signal: unity power factor operation 
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Figure 5.11: Root locus of the incremental variation in the capacitor voltage for 
incremental change in the control signal: zero leading .power factor operation 
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Figure 5.12: Time domain simulation of the capacitor voltage with the capacitor 
voltage as the only feedback variable: zero-leading power factor operation 
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incremental cha.nges in the control signal: unity power factor operation 
211 
2000r-------~------.-------~--------r-------r-------; 
1500 
-500 
-1000 
-1500 
11111111 I IIIIHIII!IIIIIIIIIIIl1 • .. 
0 
• 
. : ................... :. .............. - -~--------- -- - · · -· ··: ·- - --- ---~- ----~ - - -
. . . . . 
• 
).~~~-~-l _ l_r _ .'.'.! ~~ -~~ ~~-~~~~-~~~~~-~~!~r~l-11.1~1~1 - HIIUU II II MIIUIR.IIIII.II 
~lli,l.ll.t.tt ll~illllttlllllllltlllllrtlt~llllllllf:llll '' 
- 20~~oLo------_-4~oo--------3-o~o--------2~oo--------1~o~o-. ------~----~1~oo 
Real Axis 
Figure 5.14: Root locus of tht incrementcil~aiitm of the capacitor current due 
incremental changes in the control signal: zero.. leading power fa.ctor operation 
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operation of the U IS. 
In qrder to ensure that the capacitor voltage faithfully tracks its reference wave-
form, an outer capacitor voltage feedback loop is incorporated. The outer feedback 
loop also guarantees a stiff sinusoidal capacitor voltage, and hence a sinusoidal utility 
line current. Furthermore, it acts as an active damping scheme to prevent resonance 
between the UIS fi lter shunt capacitor and other components connected to the utility 
network. The resulting closed-loop control scheme is shown in Fig. 5.18. 
The Bode plots of the open-loop transfer function (the reduced order) of the capac-
itor current at unity and zero-leading power factor operation are shown in Fig. 5.15. 
The figure shows that the loop has slightly larger bandwidth when the system ie 
operating at unity power factor. 
Figure 5.16 shows the Bode plot of the closed-loop transfer function of the inner 
current loop. The figure shows that the inner current loop possesses unity gain over 
a relatively small range of frequencies especially when the system is operating is at 
zero-leading power factor. The bandwidth of the inner current loop can be increased 
by using a proportional controller, kpc• in the feed-forward path of the loop as shown 
in Fig. 5.17. 
5. 7 Computer Simulation 
The operation of the three-phase voltage source UIS shown in Fig. 5.18 is simulated 
to obtain various waveforms in the UIS. Simulation waveforms are provided for the 
worst-case operating condition of unity power factor. The waveforms were obtained 
by solving Eq. (5.8) numerically. The following system parameters were used: 
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Figure 5.16: Bode plot of the closed-loop transfer function of the inner current loop 
for k,.,=LO 
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Figure 5.17: Effed of kpc on the Bode plot of the closed-loop transfer function of the 
inner current loop for unity power factor operation 
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Figure 5.18: The closed-loop three-phase UIS 
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L,=JO mH, 
c1=30o.o ~F. 
/,=7.07 Amp (rms), 
C,=IOOOOJ•F 
V11 :;::11Q.O Volts {nns), 
kpc:;::2.0, 
2li 
L,=L2=5.0 mH, 
\tdc=300.0 Volt~. 
k,"=5.0. 
The system is operated to feed the utility line current into the AC network at uni ty 
power factor. 
Figure 5.19 shows the inverter output current of t he three-phases. The figure 
shows that it takes about two cycles for the inverter output current to reach its 
steady-state balanced sinusoidal waveforms. The three-phase capacitor voltages are 
depicted in Fig. 5.20. The figure shows that the capacitor voltage faithfully fo llows 
its reference sinusoidal waveform with a small steady-state error. 
Figur~ 5.21 shows the three-phase capacitor currents which are constrained by the 
control scheme to follow their respective reference waveforms with a smaH steady-
state error. Figure 5.22 depicts the three-phase ut ility line currents. For the given 
circuit parameters, the expected ut ility line current is 20 Amperes peak-to-peak. It is 
observed from the figure that after approximately two cycles from "cold" start of the 
UIS, the utility line current reaches its steady-state value with very small steady-state 
error. 
5.8 Summary 
The characteristics of the three-phase UIS employing the proposed control scheme 
were presented. Low-frequency models in the 0-q-d rotating frame of reference were 
derived. Using the pole-zero map and the root- locus technique, the characteristics of 
the system for unity and zero-leading power factors were investigated. In particular, 
the effect of t he two operating conditions on t he stability of the system was preseuted. 
Computer simulation results of various waveforms in the UIS system at unity power 
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Figure 5.19: Computer simul~ Lon waveforms of the three-phase inverter output cur-
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Figure 5.20: Computer simulation waveforms of the three-phase line-to-neutral ca-
pacitor (load} voltage: unity power factor operation 
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Figure 5.21: Computer simulation waveforms of the three-phase capacitor currents: 
unity power factor operation 
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Figure 5.22: Computer waveforms simulation of the three·phase utility line current: 
unity power factor operation 
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Figure 5.23: Computer simulation waveforms of the three-phase utility voltage 
factor operation were presented. It was shown that th~ proposed control sdu•n H' 
results in stable operation of the th ree-phase volt age-source UIS for a wide raugp of 
variation in the operating modes. 
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Chapter 6 
Summary and Conclusions 
Static uninterruptible power supplies (UPS) and utility interactive systems (UIS) may 
employ the same power inverter topology, such as PWM inverter with an output filter. 
iiowever, the control strategies fc~ achieving the required output are very different. 
These variations are due to the fact that, in the UPS, the load voltage is controlled so 
that it follows a sinusoidal waveform, whereas, in the UIS, the utility line current is 
the variable to be controlled. To the best of the author's knowledge, there has been 
no attempt to develop a control scheme that can be applied to the two applicati>ms. 
In this study, a cost-effective and practical unified control scheme applicable to both 
voltage-source UPS and UIS was developed. T:he proposed scheme consists of a 
multiple feedback loop strategy with fixed switching frequency and variable· duty 
cycle. The proposed controller is baseci on regulating the current in the capacitor 
of the load filter in an inner feedback loop while controlling the capacitor voltage in 
an outer feedback loop. In contrast to other feedback control schemes, such as the 
dead-beat and state-variable feedback techniques, this control strategy is insensitive 
to parameter variations, simple to implement, compact, and cost-effective. Moreover, 
this scheme lends itself to both linear and non-linear loads and weak AC networks 
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applications. Furthermore, it is capable of producing nearly perfec t sinusoidal loild 
voltage in t.he UPS and sinusoidal utility line current in the UIS with reasonable filte r 
parameters and a moderate switching frequency. 
The characteristics of the proposed controller for each of these systems was inn·s· 
ligated as follows. At the outset, a single-phase UPS system wa.s used as the vchide 
to develop the proposed control scheme. A general model of the UPS system w11s 
first established and used to obtain simulation waveforms in the power inverter cir· 
cuit. However, it was not possible to examine the system performance analytically 
due to the switching nature of the power inverter. Employing Fourier series analysis, 
t he discrete system model was replaced by two time-continuous analytical models, 
namely, the low-frequency and the high-frequency models. The two models were used 
to establish a procedure for selecting opt imum filter parameters of the UPS system. 
The low-frequency model of t he system was used to examine the system per· 
formance for frequencies k.wer than the inverter switching frequc:--cy. First, the 
non-linear analytical model was linearized using pert urbation and small-signal ap-
proximations. Second, transfer functions describing the incremental dynamics of the 
power circuit state variables due to incremental .changes in the control signa! wcw 
derived from the linearized system model. It was shown that closing the control loop 
around the load (capacitor) voltage resulted in oscillatory behaviour of the UPS sys· 
tern. However, employing the capacitor current in an inner feedback loop and the 
capacit:Jr voltage in an outer feedback loop resulted in stable and successful operation 
of the UPS system. 
Employing Bode plot.s and time-domain error analysis, it was shown that pro· 
portional controllers in the feed-forward path of both the inner current and outer 
226 
~·oltagc feed hack loops were sufficient to produce a well- regulated and nearly perfect 
sinusoidal load voltage and excellent dynamic behaviour of the proposed UPS system. 
Experimental results of t he proposed scheme for both linear and non-linear loads were 
provided to validate the predicted and simulation results. 
The proposed scheme was extended to the three-phase UPS system with the DC 
input filte r dynamics taken into account. To cope with the time-varying nature of 
the system matrix, the system state variables were transformed to a rotat ing frame 
of reference using t he forward-backward transformation. The resultant system model 
was fou nd to be non-linear but time·invariant . 
A small-signal model was derived from the system low-frequency model in the 
rotating frame of reference using perturbations and small-signal approximation. T he 
low-frequency model may be employed to derive various transfer functions of t he 
three-phase UPS system. In this thesis, the transfer function of th-=: incremental 
variation of the capacitor voltage, and current due to incremental changes in the 
modulating signal were derived and used to examine the incremental dynamics of t he 
power circuit . It was shown that the proposed scheme results in stable operation of 
the three-phase UPS system. Computer simulation and experimental results were 
presented to show the feasibility of the proposed scheme and validate the analytical 
models of the three-phase UPS system. 
In order to demonstrate its portability, the proposed control strategy was ex~ 
tended to the single-phase voltage-source VIS to shape and control the utility line 
current. First, it was shown that employing the utility line current as the only feed-
back variable in the control circuit results in unstable operation of the VIS system. 
However, employing the proposed control strategy (i.e. inner capacitor current and 
outer capacitor voltage feedback loops) provided an indirect control of t.lw util ity liul' 
current. The scheme was capable of producing a nearly perfect. sinusoidal nt.ilit.y lim· 
current at any desired phase angle with respect to the utility voltage. Thus, t lw 
proposed UIS can be employed as a static VAR compensator, or an active filter. It 
is also expected to be applicable to both weak and large AC network applicat.ions. 
Experimental results verifying the feasibility of the proposed control scheme with the 
utility line current injected at a phase angle of zero and 90" with respect to the ut ility 
voltage were reported in the thesis. 
The modeling, analysis, and control procedures established for the three-phase 
UPS system were extended to three-phase UIS. However, in the latter case, the 0-q-d 
transformation was used because it decouples the act ive and reactive components 
of the power flow in the system. The characteristics of the system were cxaminml 
for various modes of operation with regard to its stability. Computer simulatiou 
results showed that the system was capable of producing nearly perfect sinusoidal load 
voltage and utility line current, thus maintaining both voltage and current harmonics 
within the specifications for harmonic injection into the utility network. 
Major contributions and achievements of the .thesis in the area of UPS and UTS 
applications are summarized as follows. 
1. Successful development of a simple and cost-effective control strategy that can 
be u~-ed in UPS as well as UIS applications. 
2. General analytical models and analysis for each power supply :;.pplication we re 
developed. For the three·phase UIS, the 0-q-d transformation technique was 
used to obtain an equivalent circuit representation of the UIS. This circuit model 
can be used to provide additional insight into the behaviour of the system in a 
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similar manner to the equivalent circuit of AC motors. 
3. Transfer functKms relating the behaviour of incremental variations of the state 
variables of the power circuit to incremental changes in the control circuit were 
derived. The transfer functions, along with the corresponding pole-zero map 
provided insight into the effect of system parameters on the dynamic behaviour 
of the system~. Detailed characteristics of both UPS and UIS were provided. 
4. Systematic p:rocedures for choosing fi lter parameters of the power circuit, and 
appropriate feedback variables and feed-forward controllers in the control cir-
cuit were established in order to achieve stable and successful operation of the 
feedback control of the power circuit. 
5. Laboratory implementation of the voltage-source single-phase half-bridge and 
three-phase full-bridge inverter configuration for UPS systems and the single-
phase UIS. The systems included analog/digital implementation of the proposed 
control scheme, and a soft-st."'.rt circuit to bring both the UPS systems and UIS 
from "cold" start to full-load with no in-rush cl!.rrent in the power circuit during 
the t ransient stage of the pow-.-: r circuit. 
6.1 Suggestions for Future Work 
The present work focused on the development of a control strategy for UPS systems 
and UIS. To this end, the thesis provided modelling and analysis of the UPS and 
UIS systems which incorporate the proposed multiple feedback loop control scheme. 
Experimental verification of the single-phase UPS and UIS, and the three-phase UPS 
system have demonstrated the feasibility of the proposed scheme. Efforts are under 
way to implement the three~phase VIS. However, further work needs to be carried 
out to i.mprove the performance of the proposed controller in the UPS and UIS ap-
plications. 
• Dead-time intervals in PWM inverters result in low utilization of the inverter 
input voltage and generation of low-order harmonics in the inverter output 
voltage. For renewable energy source, poor voltage utilization reduces the power 
extracted from the renewable energy source. Several dead-time compensation 
techniques have been proposed in the literature [108]-[110]. Further work needs 
to be carried out to develop a compensator to be incorporated in the proposed 
control scheme to compensate for the loss of the inverter output voltage. 
• In this study, only proportional controllers were used in the feedback loops. 
Although it was shown that good dynamic and steady-state performances were 
achieved, the use of proportional-plus- integral (PI) controller in the outer volt-
age loop is expected to reduce the steady-state error. However, implementing 
the PI controller in the stationary frame of reference where the controlled quan-
tities are AC introduces phase errors. Implementation of the PI regulator in 
the rotating frame of reference is expected to overcome this problem and thus 
needs to be examined. 
• Although the general models of the three-phase systems are applicable to un-
balanced load, subsequent analysis concentrated on balanced load operation. 
Unbalanced operation is likely to have adverse effect on the operation of the 
system. Further work is required to examine the performance of the system 
under these conditions. 
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• The system is capable of feeding the line current at zero- leading and unity 
power factors with respect to the uti li ty voltage with very fast dynamic response 
and high quali ty of line current. The fast dynamic performance of the control 
scheme is expected to cope well with weak AC networks where bot h voltage 
and frequency fluctuations can be simultaneously present. The system is also 
expected to significantly reduce voltage harmonics imposed on neighbouring 
customers by conventional UIS circuits. Further work is required to test the 
UIS in the presence of a weak AC network. 
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Appendix A 
Control Circuit of the Proposed 
Control Scheme 
In order to verify the performance of the proposed scheme, laboratory models of 
the single-phase and three-phase UPS and the single-phase UIS were constructed. 
Figure A.l shows the circuit diagram of the proposed single-phase UPS system. A 
soft-start mechanism was employed to bring the system from "cold" sta.rt to full-load. 
At first, ~he )Uter voltage loop gain was set to zero and was gradually increased to its 
full-load designed value after one complete cycle. This mechanism has the effect of 
significantly reducing the starting current in the filter capacitor and controlling the 
in-rush current. The details of the soft-start circuit are given in Fig. A.2. 
Figure A.3 shows the block dia5ram for generating the high-frequency carrier 
waveform. The waveform is generated by using a phase-locked loop (PLL) circuit 
as a frequency multiplier. This is achieved by passing the reference signal through 
a zero-crossing detector to create a square waveform from the sinusoidal reference 
waveform. This square waveform becomes the input to the PLL circuit. A frequency 
counter was inserted in the feedback loop of the PLL circuit such that the output 
triangular waveform is in sy:achrouism with its frequency set as a multiple integer of 
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Figure A.l: Circuit diagram of the proposed control strategy for the single pbase 
UPS system 
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Figure A.2: Soft-sta.rt circuit 
the reference frequency. 
Since inverter power switching devices require finite time to turn ON/OFF, a 
look-out circuit wa.s employed to generate a dead-time interval when switching from 
an upper to a lower switching device or vice versa in the same inverter leg. The block 
and timing diagrams for generating this dead-time interval are shown in i gs. A.4 
and A.5 respectively. Figure A.6 shows a photograph of the experimental setup of 
the three-phase UPS system employing the proposed control strategy. Figures A.7 
and A.8 show close-up views of the power a.nd control circuits respectively. 
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Figure A.3: Block diagram of the carrier waveform generation 
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Figure A.4: Block diagram of the logic circuit for dead-time generation 
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Figure A.5: Timing diagram for dea.d· time generation 
Figure A.6: Photograph of the prototype three-phase UPS system (a) DC power supply, (b) input DC capacitor, 
(c) three-phase bridge inverter, (d) load filter capacitor, (e) load resistance, (f) load inductor, (g) voltage and 
current sensors, (h) gate-drive circuit of the power transistors, (i) control circuit, (k) power supply for the gate 
drive circuit 
Figure A.7: Photograph of the control circuit of the prototype three-phase UPS system: (a) carrier waveform 
generator, (b) three-phase reference waveform generation, and current and voltage filters, (c) electronic circuit 
of the proposed controller, (d) power supply of the control circuit, (e) power supply of the gate-drive circuit 
of the power transistors, (f) gate-drive circuit of the power transistors, (g) three-phase bridge inverter 
Figure A. 7: Photograph of the control circuit of the prototype three-phase UPS system: (a) carrier waveform 
generator, (b) three-phase reference waveform generation, and current and voltage filters, (c) electronic circuit 
of the proposed controller, (d) power supply of the control circuit, (e) power supply of the gate-drive circuit 
of the power transistors, (f) gate-drive circuit of the power transistors, (g) three-phase bridge inverter 




